503 lines
22 KiB
C
503 lines
22 KiB
C
// *****************************************************************************
|
|
//
|
|
// File: H2fmi_regs.h
|
|
//
|
|
// *****************************************************************************
|
|
//
|
|
// Notes:
|
|
//
|
|
// - register bitfield definitions are only good for creating bitfield in
|
|
// register position
|
|
//
|
|
// - consider adding definitions for extracting value from register position
|
|
//
|
|
// *****************************************************************************
|
|
//
|
|
// Copyright (C) 2008 Apple Computer, Inc. All rights reserved.
|
|
//
|
|
// This document is the property of Apple Computer, Inc.
|
|
// It is considered confidential and proprietary.
|
|
//
|
|
// This document may not be reproduced or transmitted in any form,
|
|
// in whole or in part, without the express written permission of
|
|
// Apple Computer, Inc.
|
|
//
|
|
// *****************************************************************************
|
|
|
|
#include "WMRFeatures.h"
|
|
#if defined(H2FMI_EFI) && H2FMI_EFI
|
|
#include "SoC.h"
|
|
#else
|
|
#include <platform/soc/hwregbase.h>
|
|
#endif
|
|
|
|
#include <WMRTypes.h>
|
|
|
|
#ifndef _H2FMI_8920REGS_H_
|
|
#define _H2FMI_8922REGS_H_
|
|
// =============================================================================
|
|
// register bases and offsets
|
|
// =============================================================================
|
|
|
|
#define FMI0 ((UInt32*)FMI0_BASE_ADDR)
|
|
#define FMI1 ((UInt32*)FMI1_BASE_ADDR)
|
|
|
|
#define FMI_OFFSET (0x000)
|
|
#define FMC_OFFSET (0x400)
|
|
#define ECC_OFFSET (0x800)
|
|
|
|
#define FMC0 ((volatile UInt32*)((UInt32)FMI0 + FMC_OFFSET))
|
|
#define FMC1 ((volatile UInt32*)((UInt32)FMI1 + FMC_OFFSET))
|
|
|
|
#define FMI_BA(offset) ((UInt32)(FMI_OFFSET + offset))
|
|
#define FMC_BA(offset) ((UInt32)(FMC_OFFSET + offset))
|
|
#define ECC_BA(offset) ((UInt32)(ECC_OFFSET + offset))
|
|
|
|
#define FMI_CONFIG FMI_BA(0x00)
|
|
#define FMI_CONTROL FMI_BA(0x04)
|
|
#define FMI_STATUS FMI_BA(0x08)
|
|
#define FMI_INT_PEND FMI_BA(0x0C)
|
|
#define FMI_INT_EN FMI_BA(0x10)
|
|
#define FMI_DATA_BUF FMI_BA(0x14)
|
|
#define FMI_META_FIFO FMI_BA(0x18)
|
|
#define FMI_DEBUG0 FMI_BA(0x1C)
|
|
#define FMI_DEBUG1 FMI_BA(0x20)
|
|
#define FMI_DEBUG2 FMI_BA(0x24)
|
|
|
|
#define FMC_ON FMC_BA(0x00)
|
|
#define FMC_VER FMC_BA(0x04)
|
|
#define FMC_IF_CTRL FMC_BA(0x08)
|
|
#define FMC_CE_CTRL FMC_BA(0x0C)
|
|
#define FMC_RW_CTRL FMC_BA(0x10)
|
|
#define FMC_CMD FMC_BA(0x14)
|
|
#define FMC_ADDR0 FMC_BA(0x18)
|
|
#define FMC_ADDR1 FMC_BA(0x1C)
|
|
#define FMC_ADDRNUM FMC_BA(0x20)
|
|
#define FMC_DATANUM FMC_BA(0x24)
|
|
#define FMC_UNDEF0 FMC_BA(0x28)
|
|
#define FMC_UNDEF1 FMC_BA(0x2C)
|
|
#define FMC_TO_CTRL FMC_BA(0x30)
|
|
#define FMC_TO_CNT FMC_BA(0x34)
|
|
#define FMC_UNDEF2 FMC_BA(0x38)
|
|
#define FMC_UNDEF3 FMC_BA(0x3C)
|
|
#define FMC_INTMASK FMC_BA(0x40)
|
|
#define FMC_STATUS FMC_BA(0x44)
|
|
#define FMC_NAND_STATUS FMC_BA(0x48)
|
|
#define FMC_RBB_CONFIG FMC_BA(0x4C)
|
|
#define FMC_LOCK0_L FMC_BA(0x50)
|
|
#define FMC_LOCK0_H FMC_BA(0x54)
|
|
#define FMC_LOCK1_L FMC_BA(0x58)
|
|
#define FMC_LOCK1_H FMC_BA(0x5C)
|
|
#define FMC_LOCK2_L FMC_BA(0x60)
|
|
#define FMC_LOCK2_H FMC_BA(0x64)
|
|
#define FMC_ALARMCMD FMC_BA(0x68)
|
|
#define FMC_REJECTCMD FMC_BA(0x6C)
|
|
|
|
#define ECC_VERSION ECC_BA(0x00)
|
|
#define ECC_CON0 ECC_BA(0x04)
|
|
#define ECC_CON1 ECC_BA(0x08)
|
|
#define ECC_RESULT ECC_BA(0x0C)
|
|
#define ECC_PND ECC_BA(0x10)
|
|
#define ECC_MASK ECC_BA(0x14)
|
|
#define ECC_HISTORY ECC_BA(0x18)
|
|
#define ECC_CORE_SW_RESET ECC_BA(0x1C)
|
|
#define ECC_LOC0 ECC_BA(0x20)
|
|
#define ECC_LOC1 ECC_BA(0x24)
|
|
#define ECC_LOC2 ECC_BA(0x28)
|
|
#define ECC_LOC3 ECC_BA(0x2C)
|
|
#define ECC_LOC4 ECC_BA(0x30)
|
|
#define ECC_LOC5 ECC_BA(0x34)
|
|
#define ECC_LOC6 ECC_BA(0x38)
|
|
#define ECC_UNDEF0 ECC_BA(0x3C)
|
|
#define ECC_PARITY0 ECC_BA(0x40)
|
|
#define ECC_PARITY1 ECC_BA(0x44)
|
|
#define ECC_PARITY2 ECC_BA(0x48)
|
|
#define ECC_PARITY3 ECC_BA(0x4C)
|
|
#define ECC_PARITY4 ECC_BA(0x50)
|
|
#define ECC_PARITY5 ECC_BA(0x54)
|
|
#define ECC_PARITY6 ECC_BA(0x58)
|
|
|
|
// =============================================================================
|
|
// FMI_CONFIG bitfields
|
|
// =============================================================================
|
|
|
|
#define FMI_CONFIG__DMA_BURST(n) (((n) & 0x7) << 17)
|
|
#define FMI_CONFIG__LBA_MODE(v) (((v) & 0x3) << 15)
|
|
#define FMI_CONFIG__ECC_MODE(m) (((m) & 0x1) << 14)
|
|
#define FMI_CONFIG__META_PER_ENVELOPE(n) (((n) & 0x3F) << 8)
|
|
#define FMI_CONFIG__META_PER_PAGE(n) (((n) & 0x3F) << 2)
|
|
#define FMI_CONFIG__PAGE_SIZE(n) (((n) & 0x03) << 0)
|
|
|
|
#define FMI_CONFIG__DMA_BURST__32_CYCLES FMI_CONFIG__DMA_BURST(5)
|
|
#define FMI_CONFIG__DMA_BURST__16_CYCLES FMI_CONFIG__DMA_BURST(4)
|
|
#define FMI_CONFIG__DMA_BURST__8_CYCLES FMI_CONFIG__DMA_BURST(3)
|
|
#define FMI_CONFIG__DMA_BURST__4_CYCLES FMI_CONFIG__DMA_BURST(2)
|
|
#define FMI_CONFIG__DMA_BURST__2_CYCLES FMI_CONFIG__DMA_BURST(1)
|
|
#define FMI_CONFIG__DMA_BURST__1_CYCLES FMI_CONFIG__DMA_BURST(0)
|
|
|
|
#define FMI_CONFIG__LBA_MODE__NORMAL FMI_CONFIG__LBA_MODE(0)
|
|
#define FMI_CONFIG__LBA_MODE__BYPASS_ECC FMI_CONFIG__LBA_MODE(1)
|
|
#define FMI_CONFIG__LBA_MODE__LBA_TYPE_AB FMI_CONFIG__LBA_MODE(2)
|
|
#define FMI_CONFIG__LBA_MODE__LBA_TYPE_C FMI_CONFIG__LBA_MODE(3)
|
|
|
|
#define FMI_CONFIG__ECC_MODE__16BIT FMI_CONFIG__ECC_MODE(1)
|
|
#define FMI_CONFIG__ECC_MODE__8BIT FMI_CONFIG__ECC_MODE(0)
|
|
|
|
#define FMI_CONFIG__PAGE_SIZE__2K FMI_CONFIG__PAGE_SIZE(0)
|
|
#define FMI_CONFIG__PAGE_SIZE__4K FMI_CONFIG__PAGE_SIZE(1)
|
|
#define FMI_CONFIG__PAGE_SIZE__8K FMI_CONFIG__PAGE_SIZE(2)
|
|
#define FMI_CONFIG__PAGE_SIZE__512 FMI_CONFIG__PAGE_SIZE(3)
|
|
|
|
// =============================================================================
|
|
// FMI_CONTROL bitfields
|
|
// =============================================================================
|
|
|
|
#define FMI_CONTROL__MODE(m) (((m) & 0x3) << 1)
|
|
#define FMI_CONTROL__START_BIT (0x1UL << 0)
|
|
|
|
#define FMI_CONTROL__MODE__IDLE FMI_CONTROL__MODE(0)
|
|
#define FMI_CONTROL__MODE__READ FMI_CONTROL__MODE(1)
|
|
#define FMI_CONTROL__MODE__WRITE FMI_CONTROL__MODE(2)
|
|
#define FMI_CONTROL__MODE__UNDEF FMI_CONTROL__MODE(3)
|
|
|
|
// =============================================================================
|
|
// FMI_STATUS bitfields
|
|
// =============================================================================
|
|
|
|
#define FMI_STATUS__FMC_ACTIVE (0x1UL << 3)
|
|
#define FMI_STATUS__ECC_ACTIVE (0x1UL << 2)
|
|
#define FMI_STATUS__DMA_ACTIVE (0x1UL << 1)
|
|
#define FMI_STATUS__BUS_ACTIVE (0x1UL << 0)
|
|
|
|
// =============================================================================
|
|
// FMI_INT_PEND bitfields
|
|
// =============================================================================
|
|
|
|
#define FMI_INT_PEND__ECC_INTERRUPT (0x1UL << 21)
|
|
#define FMI_INT_PEND__ECC_READY_BUSY (0x1UL << 20)
|
|
#define FMI_INT_PEND__ECC_DONE (0x1UL << 19)
|
|
#define FMI_INT_PEND__FMC_INTERRUPT (0x1UL << 18)
|
|
#define FMI_INT_PEND__FMC_READY_BUSY(n) (((n) & 0xFF) << 10)
|
|
#define FMI_INT_PEND__FMC_TIMEOUT (0x1UL << 9)
|
|
#define FMI_INT_PEND__FMC_NSRBBDONE (0x1UL << 8)
|
|
#define FMI_INT_PEND__FMC_NSERR (0x1UL << 7)
|
|
#define FMI_INT_PEND__FMC_TRANSDONE (0x1UL << 6)
|
|
#define FMI_INT_PEND__FMC_ADDRESSDONE (0x1UL << 5)
|
|
#define FMI_INT_PEND__FMC_CMDDONE (0x1UL << 4)
|
|
#define FMI_INT_PEND__META_FIFO_OVERFLOW (0x1UL << 3)
|
|
#define FMI_INT_PEND__META_FIFO_UNDERFLOW (0x1UL << 2)
|
|
#define FMI_INT_PEND__LAST_FMC_DONE (0x1UL << 1)
|
|
#define FMI_INT_PEND__TRANSACTION_COMPLETE (0x1UL << 0)
|
|
|
|
// =============================================================================
|
|
// FMI_INT_EN bitfields
|
|
// =============================================================================
|
|
|
|
#define FMI_INT_EN__ECC_INTERRUPT (0x1UL << 14)
|
|
#define FMI_INT_EN__ECC_READY_BUSY (0x1UL << 13)
|
|
#define FMI_INT_EN__ECC_DONE (0x1UL << 12)
|
|
#define FMI_INT_EN__FMC_INTERRUPT (0x1UL << 11)
|
|
#define FMI_INT_EN__FMC_READY_BUSY (0x1UL << 10)
|
|
#define FMI_INT_EN__FMC_TIMEOUT (0x1UL << 9)
|
|
#define FMI_INT_EN__FMC_NSRBBDONE (0x1UL << 8)
|
|
#define FMI_INT_EN__FMC_NSERR (0x1UL << 7)
|
|
#define FMI_INT_EN__FMC_TRANSDONE (0x1UL << 6)
|
|
#define FMI_INT_EN__FMC_ADDRESSDONE (0x1UL << 5)
|
|
#define FMI_INT_EN__FMC_CMDDONE (0x1UL << 4)
|
|
#define FMI_INT_EN__META_FIFO_OVERFLOW (0x1UL << 3)
|
|
#define FMI_INT_EN__META_FIFO_UNDERFLOW (0x1UL << 2)
|
|
#define FMI_INT_EN__LAST_FMC_DONE (0x1UL << 1)
|
|
#define FMI_INT_EN__TRANSACTION_COMPLETE (0x1UL << 0)
|
|
|
|
// =============================================================================
|
|
// FMI_DEBUG0 bitfields
|
|
// =============================================================================
|
|
|
|
#define FMI_DEBUG0__DMA_BLOCK_COUNT(n) (((n) & 0x1F) << 24)
|
|
#define FMI_DEBUG0__DATA_TC_RECEIVED (0x1UL << 23)
|
|
#define FMI_DEBUG0__DATA_DMA_DONE (0x1UL << 22)
|
|
#define FMI_DEBUG0__DMA_DATA_RW_PTR(n) (((n) & 0x7F) << 15)
|
|
#define FMI_DEBUG0__META_BYTE_COUNT(n) (((n) & 0x3F) << 9)
|
|
#define FMI_DEBUG0__FMC_TASKS_PENDING(n) (((n) & 0x3) << 7)
|
|
#define FMI_DEBUG0__ECC_TASKS_PENDING(n) (((n) & 0x3) << 5)
|
|
#define FMI_DEBUG0__DMA_TASKS_PENDING(n) (((n) & 0x3) << 3)
|
|
#define FMI_DEBUG0__FMC_TARGET_BUFFER(b) (((b) & 0x1) << 2)
|
|
#define FMI_DEBUG0__ECC_TARGET_BUFFER(b) (((b) & 0x1) << 1)
|
|
#define FMI_DEBUG0__DMA_TARGET_BUFFER(b) (((b) & 0x1) << 0)
|
|
|
|
// =============================================================================
|
|
// FMI_DEBUG1 bitfields
|
|
// =============================================================================
|
|
|
|
#define FMI_DEBUG1__META_TC_RECEIVED (0x1UL << 28)
|
|
#define FMI_DEBUG1__NEXT_META_LOCATION(n) (((n) & 0x3F) << 22)
|
|
#define FMI_DEBUG1__FMC_PAGE_DONE (0x1UL << 21)
|
|
#define FMI_DEBUG1__FMC_BLOCK_COUNT(n) (((n) & 0x1F) << 16)
|
|
#define FMI_DEBUG1__META_FIFO_LEVEL(n) (((n) & 0x3F) << 10)
|
|
#define FMI_DEBUG1__META_FIFO_WRITE_PTR(n) (((n) & 0x1F) << 5)
|
|
#define FMI_DEBUG1__META_FIFO_READ_PTR(n) (((n) & 0x1F) << 0)
|
|
|
|
// =============================================================================
|
|
// FMI_DEBUG2 bitfields
|
|
// =============================================================================
|
|
|
|
#define FMI_DEBUG2__BUFFER_1_META_BYTES(n) (((n) & 0x3F) << 24)
|
|
#define FMI_DEBUG2__BUFFER_0_META_BYTES(n) (((n) & 0x3F) << 18)
|
|
#define FMI_DEBUG2__META_BYTES_REMAINING(n) (((n) & 0x3F) << 12)
|
|
#define FMI_DEBUG2__PAUSED_AHB_ADDRESS(n) (((n) & 0xFF) << 4)
|
|
#define FMI_DEBUG2__AHB_STATE(n) (((n) & 0x3) << 1)
|
|
#define FMI_DEBUG2__PAUSED_AHB_BUS (0x1UL << 0)
|
|
|
|
// =============================================================================
|
|
// FMC_ON bitfields
|
|
// =============================================================================
|
|
|
|
#define FMC_ON__SWRST (0x1UL << 8)
|
|
#define FMC_ON__LOCK_ON (0x1UL << 4)
|
|
#define FMC_ON__CLKGATING_RDY (0x1UL << 1)
|
|
#define FMC_ON__ENABLE (0x1UL << 0)
|
|
#define FMC_ON__DISABLE (!FMC_ON__ENABLE)
|
|
|
|
// =============================================================================
|
|
// FMC_IF_CTRL bitfields
|
|
// =============================================================================
|
|
|
|
#define FMC_IF_CTRL__WPB (0x1UL << 21)
|
|
#define FMC_IF_CTRL__RBBEN (0x1UL << 20)
|
|
#define FMC_IF_CTRL__DCCYCLE(v) (((v) & 0xF) << 16)
|
|
#define FMC_IF_CTRL__REB_SETUP(v) (((v) & 0xF) << 12)
|
|
#define FMC_IF_CTRL__REB_HOLD(v) (((v) & 0xF) << 8)
|
|
#define FMC_IF_CTRL__WEB_SETUP(v) (((v) & 0xF) << 4)
|
|
#define FMC_IF_CTRL__WEB_HOLD(v) (((v) & 0xF) << 0)
|
|
#define FMC_IF_CTRL__GET_DCCYCLE(v) (((v) & 0xF0000) >> 16)
|
|
#define FMC_IF_CTRL__GET_REB_SETUP(v) (((v) & 0x0F000) >> 12)
|
|
#define FMC_IF_CTRL__GET_REB_HOLD(v) (((v) & 0x00F00) >> 8)
|
|
#define FMC_IF_CTRL__GET_WEB_SETUP(v) (((v) & 0x000F0) >> 4)
|
|
#define FMC_IF_CTRL__GET_WEB_HOLD(v) (((v) & 0x0000F) >> 0)
|
|
|
|
#define FMC_IF_CTRL__TIMING_MAX_CLOCKS (0xFUL)
|
|
|
|
// =============================================================================
|
|
// FMC_CE_CTRL bitfields
|
|
// =============================================================================
|
|
|
|
#define FMC_CE_CTRL__CE_COUNT (8)
|
|
#define FMC_CE_CTRL__CEB(n) (0x1UL << ((n) & 0x7))
|
|
|
|
#define FMC_CE_CTRL__CEB7 FMC_CE_CTRL__CEB(7)
|
|
#define FMC_CE_CTRL__CEB6 FMC_CE_CTRL__CEB(6)
|
|
#define FMC_CE_CTRL__CEB5 FMC_CE_CTRL__CEB(5)
|
|
#define FMC_CE_CTRL__CEB4 FMC_CE_CTRL__CEB(4)
|
|
#define FMC_CE_CTRL__CEB3 FMC_CE_CTRL__CEB(3)
|
|
#define FMC_CE_CTRL__CEB2 FMC_CE_CTRL__CEB(2)
|
|
#define FMC_CE_CTRL__CEB1 FMC_CE_CTRL__CEB(1)
|
|
#define FMC_CE_CTRL__CEB0 FMC_CE_CTRL__CEB(0)
|
|
|
|
// =============================================================================
|
|
// FMC_RW_CTRL bitfields
|
|
// =============================================================================
|
|
|
|
#define FMC_RW_CTRL__REBHOLD (0x1UL << 6)
|
|
#define FMC_RW_CTRL__WR_MODE (0x1UL << 5)
|
|
#define FMC_RW_CTRL__RD_MODE (0x1UL << 4)
|
|
#define FMC_RW_CTRL__ADDR_MODE (0x1UL << 3)
|
|
#define FMC_RW_CTRL__CMD3_MODE (0x1UL << 2)
|
|
#define FMC_RW_CTRL__CMD2_MODE (0x1UL << 1)
|
|
#define FMC_RW_CTRL__CMD1_MODE (0x1UL << 0)
|
|
|
|
// =============================================================================
|
|
// FMC_CMD bitfields
|
|
// =============================================================================
|
|
|
|
#define FMC_CMD__CMD3(c) (((c) & 0xFF) << 16)
|
|
#define FMC_CMD__CMD2(c) (((c) & 0xFF) << 8)
|
|
#define FMC_CMD__CMD1(c) (((c) & 0xFF) << 0)
|
|
|
|
// =============================================================================
|
|
// FMC_ADDR0 bitfields
|
|
// =============================================================================
|
|
|
|
#define FMC_ADDR0__SEQ3(a) (((a) & 0xFF) << 24)
|
|
#define FMC_ADDR0__SEQ2(a) (((a) & 0xFF) << 16)
|
|
#define FMC_ADDR0__SEQ1(a) (((a) & 0xFF) << 8)
|
|
#define FMC_ADDR0__SEQ0(a) (((a) & 0xFF) << 0)
|
|
|
|
// =============================================================================
|
|
// FMC_ADDR1 bitfields
|
|
// =============================================================================
|
|
|
|
#define FMC_ADDR1__SEQ7(a) (((a) & 0xFF) << 24)
|
|
#define FMC_ADDR1__SEQ6(a) (((a) & 0xFF) << 16)
|
|
#define FMC_ADDR1__SEQ5(a) (((a) & 0xFF) << 8)
|
|
#define FMC_ADDR1__SEQ4(a) (((a) & 0xFF) << 0)
|
|
|
|
// =============================================================================
|
|
// FMC_ADDRNUM bitfields
|
|
// =============================================================================
|
|
|
|
#define FMC_ADDRNUM__NUM(n) (((n) & 0x7) << 0)
|
|
|
|
// =============================================================================
|
|
// FMC_DATANUM bitfields
|
|
// =============================================================================
|
|
|
|
#define FMC_DATANUM__NUM(n) (((n) & 0x3F) << 0)
|
|
|
|
// =============================================================================
|
|
// FMC_TO_CTRL bitfields
|
|
// =============================================================================
|
|
|
|
#define FMC_TO_CTRL__EN (0x1UL << 12)
|
|
#define FMC_TO_CTRL__DIV(d) (((d) & 0xF) << 8)
|
|
#define FMC_TO_CTRL__VAL(v) (((v) & 0xFF) << 0)
|
|
|
|
// =============================================================================
|
|
// FMC_TO_CNT bitfields
|
|
// =============================================================================
|
|
|
|
#define FMC_TO_CNT__CNT(c) (((c) & 0xFF) << 0)
|
|
|
|
// =============================================================================
|
|
// FMC_INTMASK bitfields
|
|
// =============================================================================
|
|
|
|
#define FMC_INTMASK__RBBDONE(n) (0x1UL << (((n) & 0x7) + 8))
|
|
|
|
#define FMC_INTMASK__RBBDONE7 FMC_INTMASK__RBBDONE(7)
|
|
#define FMC_INTMASK__RBBDONE6 FMC_INTMASK__RBBDONE(6)
|
|
#define FMC_INTMASK__RBBDONE5 FMC_INTMASK__RBBDONE(5)
|
|
#define FMC_INTMASK__RBBDONE4 FMC_INTMASK__RBBDONE(4)
|
|
#define FMC_INTMASK__RBBDONE3 FMC_INTMASK__RBBDONE(3)
|
|
#define FMC_INTMASK__RBBDONE2 FMC_INTMASK__RBBDONE(2)
|
|
#define FMC_INTMASK__RBBDONE1 FMC_INTMASK__RBBDONE(1)
|
|
#define FMC_INTMASK__RBBDONE0 FMC_INTMASK__RBBDONE(0)
|
|
#define FMC_INTMASK__TIMEOUT (0x1UL << 7)
|
|
#define FMC_INTMASK__NSERR (0x1UL << 6)
|
|
#define FMC_INTMASK__NSRBBDONE (0x1UL << 5)
|
|
#define FMC_INTMASK__TRANSDONE (0x1UL << 4)
|
|
#define FMC_INTMASK__ADDRESSDONE (0x1UL << 3)
|
|
#define FMC_INTMASK__CMD3DONE (0x1UL << 2)
|
|
#define FMC_INTMASK__CMD2DONE (0x1UL << 1)
|
|
#define FMC_INTMASK__CMD1DONE (0x1UL << 0)
|
|
|
|
// =============================================================================
|
|
// FMC_STATUS bitfields
|
|
// =============================================================================
|
|
|
|
#define FMC_STATUS__RBBDONE(n) (0x1UL << (((n) & 0x7) + 8))
|
|
|
|
#define FMC_STATUS__EMERGENCY2 (0x1UL << 21)
|
|
#define FMC_STATUS__EMERGENCY01 (0x1UL << 20)
|
|
#define FMC_STATUS__RDATADIRTY (0x1UL << 16)
|
|
#define FMC_STATUS__RBBDONE7 FMC_STATUS__RBBDONE(7)
|
|
#define FMC_STATUS__RBBDONE6 FMC_STATUS__RBBDONE(6)
|
|
#define FMC_STATUS__RBBDONE5 FMC_STATUS__RBBDONE(5)
|
|
#define FMC_STATUS__RBBDONE4 FMC_STATUS__RBBDONE(4)
|
|
#define FMC_STATUS__RBBDONE3 FMC_STATUS__RBBDONE(3)
|
|
#define FMC_STATUS__RBBDONE2 FMC_STATUS__RBBDONE(2)
|
|
#define FMC_STATUS__RBBDONE1 FMC_STATUS__RBBDONE(1)
|
|
#define FMC_STATUS__RBBDONE0 FMC_STATUS__RBBDONE(0)
|
|
#define FMC_STATUS__TIMEOUT (0x1UL << 7)
|
|
#define FMC_STATUS__NSERR (0x1UL << 6)
|
|
#define FMC_STATUS__NSRBBDONE (0x1UL << 5)
|
|
#define FMC_STATUS__TRANSDONE (0x1UL << 4)
|
|
#define FMC_STATUS__ADDRESSDONE (0x1UL << 3)
|
|
#define FMC_STATUS__CMD3DONE (0x1UL << 2)
|
|
#define FMC_STATUS__CMD2DONE (0x1UL << 1)
|
|
#define FMC_STATUS__CMD1DONE (0x1UL << 0)
|
|
|
|
// =============================================================================
|
|
// FMC_RBB_CONFIG bitfields
|
|
// =============================================================================
|
|
|
|
#define FMC_RBB_CONFIG__POL(v) (((v) & 0xFF) << 8)
|
|
#define FMC_RBB_CONFIG__POS(v) (((v) & 0xFF) << 0)
|
|
|
|
// =============================================================================
|
|
// FMC_ALARMCMD bitfields
|
|
// =============================================================================
|
|
|
|
#define FMC_ALARMCMD__READ1(v) (((v) & 0xFF) << 16)
|
|
#define FMC_ALARMCMD__PROG1(v) (((v) & 0xFF) << 8)
|
|
#define FMC_ALARMCMD__ERASE1(v) (((v) & 0xFF) << 0)
|
|
|
|
// =============================================================================
|
|
// FMC_REJECTCMD bitfields
|
|
// =============================================================================
|
|
|
|
#define FMC_REJECTCMD__READ2(v) (((v) & 0xFF) << 16)
|
|
#define FMC_REJECTCMD__PROG2(v) (((v) & 0xFF) << 8)
|
|
#define FMC_REJECTCMD__ERASE2(v) (((v) & 0xFF) << 0)
|
|
|
|
// =============================================================================
|
|
// ECC_CON0 bitfields
|
|
// =============================================================================
|
|
|
|
#define ECC_CON0__META_LENGTH(n) (((n) & 0x1F) << 8)
|
|
#define ECC_CON0__MODE_SEL(m) (((m) & 0x1) << 2)
|
|
#define ECC_CON0__START_ENC (0x1UL << 1)
|
|
#define ECC_CON0__START_DEC (0x1UL << 0)
|
|
|
|
#define ECC_CON0__MODE_SEL__16BIT ECC_CON0__MODE_SEL(1)
|
|
#define ECC_CON0__MODE_SEL__8BIT ECC_CON0__MODE_SEL(0)
|
|
|
|
// =============================================================================
|
|
// ECC_CON1 bitfields
|
|
// =============================================================================
|
|
|
|
#define ECC_CON1__ERROR_ALERT_LEVEL(n) (((n) & 0x1F) << 8)
|
|
#define ECC_CON1__INT_ENABLE(b) (((b) & 0x1) << 7)
|
|
|
|
#define ECC_CON1__INT_ENABLE__ENABLE ECC_CON1__INT_ENABLE(1)
|
|
#define ECC_CON1__INT_ENABLE__DISABLE ECC_CON1__INT_ENABLE(0)
|
|
|
|
// =============================================================================
|
|
// ECC_RESULT bitfields
|
|
// =============================================================================
|
|
|
|
#define ECC_RESULT__ERROR_CNT(n) (((n) & 0x1F) << 16)
|
|
#define ECC_RESULT__ERROR_FLAG (0x1UL << 0)
|
|
|
|
// =============================================================================
|
|
// ECC_PND bitfields
|
|
// =============================================================================
|
|
|
|
#define ECC_PND__BCH_ALL_FF (0x1UL << 6)
|
|
#define ECC_PND__SECTOR_ERROR_ALERT (0x1UL << 5)
|
|
#define ECC_PND__READY_BUSY (0x1UL << 4)
|
|
#define ECC_PND__UNCORRECTABLE (0x1UL << 3)
|
|
#define ECC_PND__DEC_DONE (0x1UL << 2)
|
|
#define ECC_PND__ENC_DONE (0x1UL << 1)
|
|
#define ECC_PND__ENC_DEC_DONE (0x1UL << 0)
|
|
|
|
// =============================================================================
|
|
// ECC_MASK bitfields
|
|
// =============================================================================
|
|
|
|
#define ECC_MASK__SECTOR_ERR_ALERT_MASK (0x1UL << 5)
|
|
#define ECC_MASK__UNCORRECTABLE_MASK (0x1UL << 3)
|
|
#define ECC_MASK__DEC_DONE_MASK (0x1UL << 2)
|
|
#define ECC_MASK__ENC_DONE_MASK (0x1UL << 1)
|
|
#define ECC_MASK__ENC_DEC_DONE_MASK (0x1UL << 0)
|
|
|
|
// =============================================================================
|
|
// ECC_HISTORY bitfields
|
|
// =============================================================================
|
|
|
|
#define ECC_HISTORY__ERROR_COUNT_CLEAR (0x1UL << 24)
|
|
#define ECC_HISTORY__ERROR_COUNT(n) (((n) & 0x1FFF) << 11)
|
|
#define ECC_HISTORY__DECODING_NUMBER_CLEAR (0x1UL << 10)
|
|
#define ECC_HISTORY__DECODING_NUMBER(n) (((n) & 0x3FF) << 0)
|
|
|
|
// =============================================================================
|
|
// SoC-Specific Tuning
|
|
// =============================================================================
|
|
|
|
// These values have not been validated, but they are not used for H2P products
|
|
#define FMI_TX_PROP_DELAY_NS (15)
|
|
#define FMI_RX_PROP_DELAY_NS (15)
|
|
|
|
#endif // _H2FMI_8920REGS_H_
|
|
|
|
// ********************************** EOF **************************************
|