

CPSC-440 Computer System Architecture

Lecture 3 Von Neumann Machines (IAS)

History of Computers

First Generation: Vacuum Tubes

- ENIAC
 - Electronic Numerical Integrator And Computer
- Designed and constructed at the University of Pennsylvania
 - Started in 1943 completed in 1946
 - By John Mauchly and John Eckert

CALIFORNIA STATE UNIVERSI

- World's first general purpose electronic digital computer
 - Army's Ballistics Research Laboratory (BRL) needed a way to supply trajectory tables for new weapons accurately and within a reasonable time frame
 - Was not finished in time to be used in the war effort
- Its first task was to perform a series of calculations that were used to help determine the feasibility of the hydrogen bomb
- Continued to operate under BRL management until 1955 when it was disassembled



ENIAC



CALIFORNIA STATE UNIVERSITY FULLERTON

ENIAC





John von Neumann

EDVAC (Electronic Discrete Variable Computer)

- First publication of the idea was in 1945
- Stored program concept
 - Attributed to ENIAC designers, most notably the mathematician John von Neumann
 - Program represented in a form suitable for storing in memory alongside the data
- IAS computer
 - Princeton Institute for Advanced Studies
 - Prototype of all subsequent general-purpose computers
 - Completed in 1952



Structure of von Neumann Machine



Figure 2.1 Structure of the IAS Computer



IAS Memory Formats

- The memory of the IAS consists of 1000 storage locations (called words) of 40 bits each
- Both data and instructions are stored there
- Numbers are represented in binary form and each instruction is a binary code



(b) Instruction word

Figure 2.2 IAS Memory Formats



Structure of IAS Computer

Registers

- Memory Buffer Register (MBR)
 - Word to be stored/received in/from memory or I/O unit
- Memory Address Register (MAR)
 - Memory Address of the word to be (written from)/(read into) the MBR
- Instruction Register (IR)
 - Contains 8-bit opcode
- Instruction Buffer Register (IBR)
 - Temporarily holds the right-hand instruction
- Program Counter (PC)
 - Contains address of the next instruction pair to be fetched from memory
- Accumulator (AC) and Multiplier Quotient (MQ)
 - Employed to temporarily hold operands and results of ALU operations





Symbolic			
Instruction Type	Opcode	Representation	Description
	00001010	LOAD MQ	Transfer contents of register MQ to the
-	00001001	LOAD MQ,M(X)	Transfer contents of memory location X to
	00100001	STOR M(X)	Transfer contents of accumulator to memory
Data transfer	00000001	$I \cap A D M(X)$	Transfer $M(X)$ to the accumulator
	0000001	LOAD - M(X)	Transfer $M(X)$ to the accumulator
	00000011	LOAD M(X)	Transfer absolute value of $M(X)$ to the accumulator
	00000100	LOAD – M(X)	Transfer $- M(X) $ to the accumulator
Unconditional	00001101	JUMP M(X,0:19)	Take next instruction from left half of $M(X)$
branch	00001110	JUMP M(X,20:39)	Take next instruction from right half of $M(X)$
a	00001111	JUMP+ M(X,0:19)	If number in the accumulator is nonnegative, take next instruction from left half of $M(X)$
Conditional branch	00010000	JUMP+ M(X,20:39)	If number in the accumulator is nonnegative, take next instruction from right half of $M(X)$
	00000101	ADD M(X)	Add M(X) to AC; put the result in AC
	00000111	ADD M(X)	Add $ M(X) $ to AC; put the result in AC
	00000110	SUB M(X)	Subtract M(X) from AC; put the result in AC
	00001000	SUB M(X)	Subtract $ M(X) $ from AC; put the remainder in AC
Arithmetic	00001011	MUL M(X)	Multiply M(X) by MQ; put most significant bits of result in AC, put least significant bits in MQ
	00001100	DIV M(X)	Divide AC by $M(X)$; put the quotient in MQ and the remainder in AC
	00010100	LSH	Multiply accumulator by 2; i.e., shift left one bit position
	00010101	RSH	Divide accumulator by 2; i.e., shift right one position
Address modify	00010010	STOR M(X,8:19)	Replace left address field at M(X) by 12 rightmost bits of AC
Address modify	00010011	STOR M(X,28:39)	Replace right address field at M(X) by 12 rightmost bits of AC

Table 2.1

The IAS Instruction Set

Table 2.1: The IAS Instruction Set

ERTON



 What would the machine code instruction look like to add the contents of memory address 5CD (HEX) with the accumulator and stores the result back into the accumulator?





Figure 2.4 Partial Flowchart of IAS Operation





Figure 2.4 Partial Flowchart of IAS Operation



• What is the assembly language code for the program:



Address	Machine Code
06B	21C6F14XXX

NOTE: IAS doesn't actually have an assembly language



• What is the assembly language code for the program:



Address	Machine Code
06B	21C6F14XXX

	Address	Symbolic
3	06B	STOR M(C6F)
CALIFORN		LSH

- Write an IAS program to compute the results of the following equation: $Y = \frac{N(N+1)}{2}$
- Assume that the result of the computation doesn't overflow and N is a positive integer



$$Y = \frac{N(N+1)}{2}$$

Location	Instruction/Value	Comments
0	<>	Constant (N) [initialized to some value]
1	1	Constant; Integer value = 1
2	2	Constant; Integer value = 2
3	0	Variable Y (initialized to integer zero)
4	0	Variable X (initialized to integer zero)
5L	LOAD M(0)	$N \rightarrow AC$
5R	ADD M(1)	$AC + 1 \rightarrow AC; (N+1)$
6L	STOR M(4)	$AC \rightarrow X; X=N+1$
6R	LOAD MQ,M(4)	$X \rightarrow MQ; MQ=N+1$
7L	MUL M(0)	$MQ^*M(0) \rightarrow N(N+1) \rightarrow AC$
7R	DIV M(2)	$AC/2 \rightarrow AC; AC=N(N+1)/2$
8L	STOR M(3)	AC \rightarrow Y; saving the Sum in variable Y
8R	JUMP M(8,20:39)	Jump to 8R; Done



• Write an IAS program to compute the results of the following equation:

$$Y = \sum_{X=1}^{N} X$$

 Assume that the result of the computation doesn't overflow, and that X, Y, and N are positive integers



$$Y = \sum_{X=1}^{N} X$$

Location	Instruction/Value	Comments	
0	<>	Constant (N) [initialized to some value]	
1	1	Constant (loop counter increment)	
2	1	Variable i (loop index value; current)	
3	1	Variable Y = Sum of X values (Initialized to One)	
4	LOAD M(0)	$N \rightarrow AC$ (the max limit)	
5L	SUB M(2)	Compute N–i \rightarrow AC	
5R	JUMP + M(6,20:39)	If AC > 0 [i < N] then jump to 6R	
6L	JUMP M(6,0:19)	Loop here (HALT)	
6R	LOAD M(2)	i <n continue;="" counter="" get="" i<="" loop="" so="" th=""></n>	
7L	ADD M(1)	i+1 in AC	
7R	STOR M(2)	$AC \rightarrow i$	
8L	ADD M(3)	i + Y in AC	
8R	STOR M(3)	$AC \rightarrow Y$	
9L	JUMP M(5,0:19)	Jump to 5L	
FULLERTON			

Homework Problems

• Problems are available on Canvas

