first and last commit
This commit is contained in:
commit
1bf4efd552
2612 files changed
+636500
No files matched your search
@@ -0,0 +1,27 @@
|
||||
/*
|
||||
* Copyright (C) 2012 Apple Inc. All rights reserved.
|
||||
*
|
||||
* This document is the property of Apple Computer, Inc.
|
||||
* It is considered confidential and proprietary.
|
||||
*
|
||||
* This document may not be reproduced or transmitted in any form,
|
||||
* in whole or in part, without the express written permission of
|
||||
* Apple Inc.
|
||||
*/
|
||||
#ifndef __TARGET_ADBE_SETTINGS_H
|
||||
#define __TARGET_ADBE_SETTINGS_H
|
||||
|
||||
static struct adbe_v1_tuneable adbe_tuneables[] = {
|
||||
{
|
||||
.name = "default",
|
||||
.adbe0_vblank_pos_vbi_pulse = 0x0000,
|
||||
.adbe0_vblank_clk_gate_wakeup = 0x0000,
|
||||
.adbe0_vblank_clk_gate_idle = 0x0001,
|
||||
.adbe0_vblank_blk_idle_dpb = 0x0000,
|
||||
.adbe0_vblank_blk_idle_aap = 0x0000,
|
||||
.adbe0_tunable_mode_ctrl = (DBEMODECNTL_DYN_CLK_GATE_ENABLE | DBEMODECNTL_AFC_TEARDOWN_ENABLE | DBEMODECNTL_PMGR_CLK_GATE_ENABL| DBEMODECNTL_BLK_CLK_GATE_ENABLE),
|
||||
.adbe0_aap_support = 1,
|
||||
},
|
||||
};
|
||||
|
||||
#endif
|
||||
@@ -0,0 +1,155 @@
|
||||
/*
|
||||
* Copyright (C) 2011 Apple Inc. All rights reserved.
|
||||
*
|
||||
* This document is the property of Apple Inc.
|
||||
* It is considered confidential and proprietary.
|
||||
*
|
||||
* This document may not be reproduced or transmitted in any form,
|
||||
* in whole or in part, without the express written permission of
|
||||
* Apple Inc.
|
||||
*/
|
||||
|
||||
/*
|
||||
* The amc_param struct is defined in drivers/apple/amc/amc.h, and this
|
||||
* file should only by included from amc.c.
|
||||
*/
|
||||
|
||||
#define AMC_PARAMS_AP_DEV (1)
|
||||
|
||||
static const struct amc_param amc_params_dev = {
|
||||
.flags = (FLAG_AMC_PARAM_BUSTAT23),
|
||||
|
||||
.tREFi = 0x11,
|
||||
.longsrcnt = 0x2008,
|
||||
.srextrarefcnt = 0x00020000,
|
||||
.rdlat = 4,
|
||||
.wrlat = 2,
|
||||
.phyrdlat = 10,
|
||||
.phywrlat = 1,
|
||||
.pdn = 0x22000203,
|
||||
.read = 0x00000101,
|
||||
.bustat = 0x0022221b,
|
||||
.bustat2 = 0x0022221b,
|
||||
.derate = 0x04110111,
|
||||
.mcphyupdate = 0x05030000,
|
||||
.autoref_params = 0x00000021,
|
||||
.pwrmngtparam_small = 0x00011000,
|
||||
.pwrmngtparam_guided = 0x01801000,
|
||||
.chnldec = 0x00050000,
|
||||
.arefparam = 0x0c00a000,
|
||||
.aref_freq0 = 0x00000110,
|
||||
.schen_default = 0x00000110,
|
||||
.mr1 = 0x44,
|
||||
.mr2 = 0x1a,
|
||||
.pwrmngten_default = 0x00100000,
|
||||
|
||||
.freq = {
|
||||
{ // 522MHz
|
||||
.cas = 0x00000203,
|
||||
.pch = 0x00020303,
|
||||
.act = 0x08020303,
|
||||
.autoref = 0x01020000,
|
||||
.selfref = 0x00002030,
|
||||
.modereg = 0x00010772,
|
||||
.mifcassch = 0x001f0110,
|
||||
},
|
||||
{ // 400MHz
|
||||
.cas = 0x00000003,
|
||||
.pch = 0x00000003,
|
||||
.act = 0x08020303,
|
||||
.autoref = 0x01020000,
|
||||
.selfref = 0x00002000,
|
||||
.modereg = 0x00010000,
|
||||
.mifcassch = 0x00000000,
|
||||
},
|
||||
{ // 200MHz
|
||||
.cas = 0x00000003,
|
||||
.pch = 0x00000003,
|
||||
.act = 0x08020303,
|
||||
.autoref = 0x01020000,
|
||||
.selfref = 0x00002000,
|
||||
.modereg = 0x00010000,
|
||||
.mifcassch = 0x00000000,
|
||||
},
|
||||
{ // 50 & 24MHz
|
||||
.cas = 0x00000003,
|
||||
.pch = 0x00000003,
|
||||
.act = 0x08020303,
|
||||
.autoref = 0x01020000,
|
||||
.selfref = 0x00002000,
|
||||
.modereg = 0x00010000,
|
||||
.mifcassch = 0x00000000,
|
||||
}
|
||||
}
|
||||
};
|
||||
|
||||
static const struct amc_param amc_params_ap = {
|
||||
.flags = (FLAG_AMC_PARAM_BUSTAT23 | FLAG_AMC_PARAM_SLOW_BOOT),
|
||||
|
||||
.tREFi = 0x5d,
|
||||
.longsrcnt = 0x2008,
|
||||
.srextrarefcnt = 0x00020000,
|
||||
.rdlat = 6,
|
||||
.wrlat = 3,
|
||||
.phyrdlat = 10,
|
||||
.phywrlat = 2,
|
||||
.pdn = 0x22000403,
|
||||
.read = 0x00000203,
|
||||
.bustat = 0x0022221b,
|
||||
.bustat2 = 0x0022221b,
|
||||
.derate = 0x2483135b,
|
||||
.mcphyupdate = 0x05030000,
|
||||
.autoref_params = 0x00000021,
|
||||
.pwrmngtparam_small = 0x00011000,
|
||||
.pwrmngtparam_guided = 0x01801000,
|
||||
.chnldec = 0x00050000,
|
||||
.arefparam = 0x0c00a000,
|
||||
.aref_freq0 = 0x00000110,
|
||||
.schen_default = 0x00000110,
|
||||
.mr1 = 0x44,
|
||||
.mr2 = 0x1a,
|
||||
.pwrmngten_default = 0x00100000,
|
||||
|
||||
.freq = {
|
||||
{ // 522MHz
|
||||
.cas = 0x00000308,
|
||||
.pch = 0x00030612,
|
||||
.act = 0x14040908,
|
||||
.autoref = 0x19350000,
|
||||
.selfref = 0x00039060,
|
||||
.modereg = 0x40250772,
|
||||
.mifcassch = 0x001f0110,
|
||||
},
|
||||
{ // 400MHz
|
||||
.cas = 0x00000005,
|
||||
.pch = 0x00000009,
|
||||
.act = 0x0a020505,
|
||||
.autoref = 0x0d1b0000,
|
||||
.selfref = 0x0001d000,
|
||||
.modereg = 0x00130000,
|
||||
.mifcassch = 0x00000000,
|
||||
},
|
||||
{ // 200MHz
|
||||
.cas = 0x00000003,
|
||||
.pch = 0x00000005,
|
||||
.act = 0x08020303,
|
||||
.autoref = 0x070e0000,
|
||||
.selfref = 0x0000f000,
|
||||
.modereg = 0x000a0000,
|
||||
.mifcassch = 0x00000000,
|
||||
},
|
||||
{ // 50
|
||||
.cas = 0x00000003,
|
||||
.pch = 0x00000003,
|
||||
.act = 0x08020303,
|
||||
.autoref = 0x02040000,
|
||||
.selfref = 0x00004000,
|
||||
.modereg = 0x00030000,
|
||||
.mifcassch = 0x00000000,
|
||||
}
|
||||
}
|
||||
};
|
||||
|
||||
static const struct amc_tunable amc_tunables[] = {
|
||||
{ 0, 0 }
|
||||
};
|
||||
@@ -0,0 +1,40 @@
|
||||
/*
|
||||
* Copyright (C) 2011 Apple Inc. All rights reserved.
|
||||
*
|
||||
* This document is the property of Apple Inc.
|
||||
* It is considered confidential and proprietary.
|
||||
*
|
||||
* This document may not be reproduced or transmitted in any form,
|
||||
* in whole or in part, without the express written permission of
|
||||
* Apple Inc.
|
||||
*/
|
||||
|
||||
/*
|
||||
* The amc_param struct is defined in drivers/apple/amp/amp.h, and this
|
||||
* file should only by included from that amp.c.
|
||||
*/
|
||||
|
||||
static struct amp_params amc_phy_params = {
|
||||
.freq = {
|
||||
{
|
||||
.caoutdllscl = 0x00000008,
|
||||
.dqsindllscl = 0x00000008,
|
||||
.rdcapcfg = 0x0002040a
|
||||
},
|
||||
{
|
||||
.caoutdllscl = 0x00000010,
|
||||
.dqsindllscl = 0x00000010,
|
||||
.rdcapcfg = 0x20020308
|
||||
},
|
||||
{
|
||||
.caoutdllscl = 0x00000020,
|
||||
.dqsindllscl = 0x00000020,
|
||||
.rdcapcfg = 0x40020308
|
||||
},
|
||||
{
|
||||
.caoutdllscl = 0x0000003f,
|
||||
.dqsindllscl = 0x0000003f,
|
||||
.rdcapcfg = 0x60020308
|
||||
}
|
||||
}
|
||||
};
|
||||
@@ -0,0 +1,38 @@
|
||||
/*
|
||||
* Copyright (C) 2012 Apple Inc. All rights reserved.
|
||||
*
|
||||
* This document is the property of Apple Computer, Inc.
|
||||
* It is considered confidential and proprietary.
|
||||
*
|
||||
* This document may not be reproduced or transmitted in any form,
|
||||
* in whole or in part, without the express written permission of
|
||||
* Apple Inc.
|
||||
*/
|
||||
#ifndef __TARGET_ASPNANDCONFIG_H
|
||||
#define __TARGET_ASPNANDCONFIG_H
|
||||
|
||||
//MLC devices
|
||||
#define ASPNAND_MLC_WRITE_DIES_IN_PARALLEL 4
|
||||
#define ASPNAND_SLC_WRITE_DIES_IN_PARALLEL 2
|
||||
#define ASPNAND_ERASE_DIES_IN_PARALLEL 4
|
||||
#define ASPNAND_READ_DIES_IN_PARALLEL 4
|
||||
#define ASPNAND_MLC_WRITE_LOW_POWER_DIES_IN_PARALLEL 2
|
||||
#define ASPNAND_SLC_WRITE_LOW_POWER_DIES_IN_PARALLEL 2
|
||||
#define ASPNAND_ERASE_LOW_POWER_DIES_IN_PARALLEL 2
|
||||
#define ASPNAND_READ_LOW_POWER_DIES_IN_PARALLEL 2
|
||||
|
||||
//TLC devices
|
||||
#define ASPNAND_TLC_TLC_WRITE_DIES_IN_PARALLEL 8
|
||||
#define ASPNAND_TLC_SLC_WRITE_DIES_IN_PARALLEL 8
|
||||
#define ASPNAND_TLC_ERASE_DIES_IN_PARALLEL 2
|
||||
#define ASPNAND_TLC_READ_DIES_IN_PARALLEL 8
|
||||
#define ASPNAND_TLC_TLC_WRITE_LOW_POWER_DIES_IN_PARALLEL 2
|
||||
#define ASPNAND_TLC_SLC_WRITE_LOW_POWER_DIES_IN_PARALLEL 2
|
||||
#define ASPNAND_TLC_ERASE_LOW_POWER_DIES_IN_PARALLEL 2
|
||||
#define ASPNAND_TLC_READ_LOW_POWER_DIES_IN_PARALLEL 2
|
||||
|
||||
// rdar://problem/18371949 - these values should be the same for post-OkemoTaos targets
|
||||
#define ASPNAND_INDIRECTION_MEMORY (2*1024*1024)
|
||||
#define ASPNAND_LEGACY_INDIRECTION_MEMORY (2*1024*1024)
|
||||
|
||||
#endif
|
||||
@@ -0,0 +1,20 @@
|
||||
/*
|
||||
* Copyright (C) 2011 Apple Inc. All rights reserved.
|
||||
*
|
||||
* This document is the property of Apple Inc.
|
||||
* It is considered confidential and proprietary.
|
||||
*
|
||||
* This document may not be reproduced or transmitted in any form,
|
||||
* in whole or in part, without the express written permission of
|
||||
* Apple Inc.
|
||||
*/
|
||||
#ifndef __TARGET_GPIODEF_H
|
||||
#define __TARGET_GPIODEF_H
|
||||
|
||||
/* Cyclonic specific gpio -> pin mappings */
|
||||
|
||||
#include <platform/gpio.h>
|
||||
|
||||
/* define target-specific gpios in a generic fashion here. */
|
||||
|
||||
#endif /* ! __TARGET_GPIODEF_H */
|
||||
@@ -0,0 +1,153 @@
|
||||
|
||||
// Copyright (C) 2008-2010 Apple, Inc. All rights reserved.
|
||||
//
|
||||
// This document is the property of Apple, Inc.
|
||||
// It is considered confidential and proprietary.
|
||||
//
|
||||
// This document may not be reproduced or transmitted in any form,
|
||||
// in whole or in part, without the express written permission of
|
||||
// Apple, Inc.
|
||||
//
|
||||
// NOTE: This is a generated file and should not be hand-edited!
|
||||
//
|
||||
|
||||
// =============================================================================
|
||||
// Nand Geometry Table
|
||||
|
||||
static NandGeometry _nandGeometryTable[] =
|
||||
{
|
||||
{
|
||||
/* chipId */ { 0x98, 0xE7, 0x94, 0x32 },
|
||||
/* blocksPerCS */ 4100,
|
||||
/* pagesPerBlock */ 128,
|
||||
/* dataBytesPerPage */ 8192,
|
||||
/* spareBytesPerPage */ 448,
|
||||
/* eccPer512Bytes */ 16,
|
||||
/* initialBBType */ INIT_BBT_TOSHIBA_MLC,
|
||||
/* diesPerCS */ 1
|
||||
}
|
||||
};
|
||||
|
||||
// =============================================================================
|
||||
// Nand Timing Table
|
||||
|
||||
static NandTiming _nandTimingTable[] =
|
||||
{
|
||||
{
|
||||
/* configId */
|
||||
{
|
||||
/* connectedBusCnt */ 2,
|
||||
/* packageCnt */ 1,
|
||||
/* packageIds[] */
|
||||
{
|
||||
{
|
||||
/* chipId */ { 0x98, 0xE7, 0x94, 0x32 },
|
||||
/* ceCnt */ 2
|
||||
}
|
||||
}
|
||||
},
|
||||
/* writeCycleNanosecs */ 25,
|
||||
/* writeSetupNanosecs */ 12,
|
||||
/* writeHoldNanosecs */ 10,
|
||||
/* readCycleNanosecs */ 25,
|
||||
/* readSetupNanosecs */ 12,
|
||||
/* readHoldNanosecs */ 10,
|
||||
/* readDelayNanosecs */ 20,
|
||||
/* readValidNanosecs */ 25
|
||||
}
|
||||
};
|
||||
|
||||
#if (defined (AND_ENABLE_NAND_DESCRIPTION_TEXT) || AND_ENABLE_NAND_DESCRIPTION_TEXT)
|
||||
// =============================================================================
|
||||
// NandChipId Description
|
||||
const NandChipIdDescription _nandChipIdDescriptionTable[] =
|
||||
{
|
||||
{
|
||||
/* chipId */ { 0x98, 0xE7, 0x94, 0x32 },
|
||||
/* die */ "32nm",
|
||||
/* vendor_name */ "Toshiba"
|
||||
}
|
||||
};
|
||||
|
||||
// =============================================================================
|
||||
// Nand Description Table
|
||||
|
||||
static const NandDescription _nandDescriptionTable[] =
|
||||
{
|
||||
{
|
||||
/* packageId */
|
||||
{
|
||||
/* chipId */ { 0x98, 0xE7, 0x94, 0x32 },
|
||||
/* ceCnt */ 2
|
||||
},
|
||||
/* appleName */ "335S0700",
|
||||
/* vendor_part_num */ "TH58NVG6D2FLA49",
|
||||
/* package_type */ "DDP",
|
||||
/* package_size */ "1.00mm LGA"
|
||||
}
|
||||
};
|
||||
const UInt32 _nandDescriptionTableSize = sizeof(_nandDescriptionTable) / sizeof(NandDescription);
|
||||
|
||||
#endif // (defined(AND_ENABLE_NAND_DESCRIPTION_TEXT) || AND_ENABLE_NAND_DESCRIPTION_TEXT)
|
||||
|
||||
// =============================================================================
|
||||
// Nand Board Support Table
|
||||
|
||||
static NandBoardSupport _nandBoardSupportTable[] =
|
||||
{
|
||||
{
|
||||
/* configId */
|
||||
{
|
||||
/* connectedBusCnt */ 2,
|
||||
/* packageCnt */ 1,
|
||||
/* packageIds[] */
|
||||
{
|
||||
{
|
||||
/* deviceId */ { 0x98, 0xE7, 0x94, 0x32 },
|
||||
/* ceCnt */ 2
|
||||
}
|
||||
}
|
||||
},
|
||||
/* vsType */ FIL_VS_TOSHIBA_2P_EXT
|
||||
}
|
||||
};
|
||||
|
||||
// =============================================================================
|
||||
// Nand Board Timing Table
|
||||
|
||||
static NandBoardInfo _nandBoardInfo =
|
||||
{
|
||||
/* controlDstr */ NAND_DRIVE_STRENGTH_DEFAULT,
|
||||
/* dataDstr */ NAND_DRIVE_STRENGTH_DEFAULT,
|
||||
/* chipEnableDstr */ NAND_DRIVE_STRENGTH_DEFAULT,
|
||||
|
||||
/* socToNandRiseNanosecs */ 10,
|
||||
/* socToNandFallNanosecs */ 10,
|
||||
/* nandToSocRiseNanosecs */ 10,
|
||||
/* nandToSocFallNanosecs */ 10,
|
||||
|
||||
/* landing map */
|
||||
{
|
||||
0x00000303
|
||||
},
|
||||
|
||||
/* useToggleMode */ 0,
|
||||
/* useDiffDQSMode */ 0,
|
||||
/* useDiffREMode */ 0,
|
||||
/* useVref */ 0
|
||||
};
|
||||
|
||||
static NandFormat _nandFormatPpn =
|
||||
{
|
||||
/* metaPerLogicalPage */ 16,
|
||||
/* validMetaPerLogicalPage */ 16,
|
||||
/* logicalPageSize */ 0
|
||||
};
|
||||
|
||||
static NandFormat _nandFormatRaw =
|
||||
{
|
||||
/* metaPerLogicalPage */ 12,
|
||||
/* validMetaPerLogicalPage */ 10,
|
||||
/* logicalPageSize */ 0
|
||||
};
|
||||
|
||||
@@ -0,0 +1,23 @@
|
||||
/*
|
||||
* Copyright (C) 2013 Apple Inc. All rights reserved.
|
||||
*
|
||||
* This document is the property of Apple Computer, Inc.
|
||||
* It is considered confidential and proprietary.
|
||||
*
|
||||
* This document may not be reproduced or transmitted in any form,
|
||||
* in whole or in part, without the express written permission of
|
||||
* Apple Inc.
|
||||
*/
|
||||
|
||||
#ifndef __TARGET_POWERCONFIG_H
|
||||
#define __TARGET_POWERCONFIG_H
|
||||
|
||||
// Minimal definitions to make lib/power.c happy
|
||||
#define TARGET_POWER_NO_BATTERY 1
|
||||
#define PRECHARGE_BACKLIGHT_LEVEL 824
|
||||
#define ALWAYS_BOOT_BATTERY_VOLTAGE (5000)
|
||||
|
||||
// This fake SoC block takes the place of the external PMU in Fastsim
|
||||
#define SWIFTER_PMU_BASE 0x20F050000
|
||||
|
||||
#endif
|
||||
@@ -0,0 +1,17 @@
|
||||
/*
|
||||
* Copyright (C) 2011 Apple Inc. All rights reserved.
|
||||
*
|
||||
* This document is the property of Apple Inc.
|
||||
* It is considered confidential and proprietary.
|
||||
*
|
||||
* This document may not be reproduced or transmitted in any form,
|
||||
* in whole or in part, without the express written permission of
|
||||
* Apple Inc.
|
||||
*/
|
||||
#ifndef __TARGET_UARTCONFIG_H
|
||||
#define __TARGET_UARTCONFIG_H
|
||||
|
||||
/* define two debug serial ports */
|
||||
#define DEBUG_SERIAL_PORT (0)
|
||||
|
||||
#endif
|
||||
Reference in new issue
Block a user