first and last commit
This commit is contained in:
Chris Nutter committed
commit
1bf4efd552
2612 files changed
+636500
No files matched your search
@@ -0,0 +1,74 @@
|
||||
/*
|
||||
* Copyright (C) 2014 Apple Inc. All rights reserved.
|
||||
*
|
||||
* This document is the property of Apple Computer, Inc.
|
||||
* It is considered confidential and proprietary.
|
||||
*
|
||||
* This document may not be reproduced or transmitted in any form,
|
||||
* in whole or in part, without the express written permission of
|
||||
* Apple Inc.
|
||||
*/
|
||||
#ifndef __TARGET_ADBE_SETTINGS_H
|
||||
#define __TARGET_ADBE_SETTINGS_H
|
||||
|
||||
static struct adbe_v2_tuneable adbe_tuneables[] =
|
||||
{
|
||||
{
|
||||
.name = "D600",
|
||||
.adbe0_vblank_pos_vbi_pulse = 0x030b,
|
||||
.adbe0_vblank_clk_gate_wakeup = 0x030b,
|
||||
.adbe0_vblank_clk_gate_idle = 0x0000,
|
||||
.adbe0_vblank_busy_finish = 0x2,
|
||||
.adbe0_tunable_mode_ctrl = (DBEMODECNTL_DPB_BUSY_MASK | \
|
||||
DBEMODECNTL_PMGR_CLK_GATE_ENABLE | \
|
||||
DBEMODECNTL_DYN_CLK_GATE_ENABLE | \
|
||||
DBEMODECNTL_BLK_CLK_GATE_ENABLE),
|
||||
.adbe0_aap_support = 1,
|
||||
.adbe0_aap_format_control_reg1 = (AAP_FORMAT_CONTROL_REG1_AUTOPOS | AAP_FORMAT_CONTROL_REG1_RSVD(8) | AAP_FORMAT_CONTROL_REG1_VS_POL),
|
||||
},
|
||||
|
||||
{
|
||||
.name = "D500",
|
||||
.adbe0_vblank_pos_vbi_pulse = 0x021d,
|
||||
.adbe0_vblank_clk_gate_wakeup = 0x021d,
|
||||
.adbe0_vblank_clk_gate_idle = 0x0000,
|
||||
.adbe0_vblank_busy_finish = 0x2,
|
||||
.adbe0_tunable_mode_ctrl = (DBEMODECNTL_DPB_BUSY_MASK | \
|
||||
DBEMODECNTL_PMGR_CLK_GATE_ENABLE | \
|
||||
DBEMODECNTL_DYN_CLK_GATE_ENABLE | \
|
||||
DBEMODECNTL_BLK_CLK_GATE_ENABLE),
|
||||
.adbe0_aap_support = 1,
|
||||
.adbe0_aap_format_control_reg1 = (AAP_FORMAT_CONTROL_REG1_AUTOPOS | AAP_FORMAT_CONTROL_REG1_RSVD(8) | AAP_FORMAT_CONTROL_REG1_VS_POL),
|
||||
},
|
||||
|
||||
{
|
||||
.name = "D403",
|
||||
.adbe0_vblank_pos_vbi_pulse = 0x0000,
|
||||
.adbe0_vblank_clk_gate_wakeup = 0x0000,
|
||||
.adbe0_vblank_clk_gate_idle = 0x0001,
|
||||
.adbe0_vblank_busy_finish = 0,
|
||||
.adbe0_tunable_mode_ctrl = (DBEMODECNTL_DPB_BUSY_MASK | \
|
||||
DBEMODECNTL_PMGR_CLK_GATE_ENABLE | \
|
||||
DBEMODECNTL_DYN_CLK_GATE_ENABLE | \
|
||||
DBEMODECNTL_BLK_CLK_GATE_ENABLE),
|
||||
.adbe0_aap_support = 1,
|
||||
.adbe0_aap_format_control_reg1 = (AAP_FORMAT_CONTROL_REG1_AUTOPOS | AAP_FORMAT_CONTROL_REG1_RSVD(8) | AAP_FORMAT_CONTROL_REG1_VS_POL),
|
||||
},
|
||||
|
||||
{
|
||||
.name = "D500_2LANE",
|
||||
.adbe0_vblank_pos_vbi_pulse = 0x0000,
|
||||
.adbe0_vblank_clk_gate_wakeup = 0x021d,
|
||||
.adbe0_vblank_clk_gate_idle = 0x0001,
|
||||
.adbe0_vblank_busy_finish = 0x2,
|
||||
.adbe0_tunable_mode_ctrl = (DBEMODECNTL_DPB_BUSY_MASK | \
|
||||
DBEMODECNTL_PMGR_CLK_GATE_ENABLE | \
|
||||
DBEMODECNTL_DYN_CLK_GATE_ENABLE | \
|
||||
DBEMODECNTL_BLK_CLK_GATE_ENABLE),
|
||||
.adbe0_aap_support = 1,
|
||||
.adbe0_aap_format_control_reg1 = (AAP_FORMAT_CONTROL_REG1_AUTOPOS | AAP_FORMAT_CONTROL_REG1_RSVD(8) | AAP_FORMAT_CONTROL_REG1_VS_POL),
|
||||
},
|
||||
|
||||
};
|
||||
|
||||
#endif
|
||||
@@ -0,0 +1,38 @@
|
||||
/*
|
||||
* Copyright (C) 2013 Apple Inc. All rights reserved.
|
||||
*
|
||||
* This document is the property of Apple Computer, Inc.
|
||||
* It is considered confidential and proprietary.
|
||||
*
|
||||
* This document may not be reproduced or transmitted in any form,
|
||||
* in whole or in part, without the express written permission of
|
||||
* Apple Inc.
|
||||
*/
|
||||
#ifndef __TARGET_ASPNANDCONFIG_H
|
||||
#define __TARGET_ASPNANDCONFIG_H
|
||||
|
||||
//MLC devices
|
||||
#define ASPNAND_MLC_WRITE_DIES_IN_PARALLEL 4
|
||||
#define ASPNAND_SLC_WRITE_DIES_IN_PARALLEL 2
|
||||
#define ASPNAND_ERASE_DIES_IN_PARALLEL 4
|
||||
#define ASPNAND_READ_DIES_IN_PARALLEL 4
|
||||
#define ASPNAND_MLC_WRITE_LOW_POWER_DIES_IN_PARALLEL 2
|
||||
#define ASPNAND_SLC_WRITE_LOW_POWER_DIES_IN_PARALLEL 2
|
||||
#define ASPNAND_ERASE_LOW_POWER_DIES_IN_PARALLEL 2
|
||||
#define ASPNAND_READ_LOW_POWER_DIES_IN_PARALLEL 2
|
||||
|
||||
//TLC devices
|
||||
#define ASPNAND_TLC_TLC_WRITE_DIES_IN_PARALLEL 8
|
||||
#define ASPNAND_TLC_SLC_WRITE_DIES_IN_PARALLEL 8
|
||||
#define ASPNAND_TLC_ERASE_DIES_IN_PARALLEL 4
|
||||
#define ASPNAND_TLC_READ_DIES_IN_PARALLEL 4
|
||||
#define ASPNAND_TLC_TLC_WRITE_LOW_POWER_DIES_IN_PARALLEL 2
|
||||
#define ASPNAND_TLC_SLC_WRITE_LOW_POWER_DIES_IN_PARALLEL 2
|
||||
#define ASPNAND_TLC_ERASE_LOW_POWER_DIES_IN_PARALLEL 2
|
||||
#define ASPNAND_TLC_READ_LOW_POWER_DIES_IN_PARALLEL 2
|
||||
|
||||
// rdar://problem/18371949 - these values should be the same for post-OkemoTaos targets
|
||||
#define ASPNAND_INDIRECTION_MEMORY (4*1024*1024)
|
||||
#define ASPNAND_LEGACY_INDIRECTION_MEMORY (4*1024*1024)
|
||||
|
||||
#endif
|
||||
@@ -0,0 +1,46 @@
|
||||
/*
|
||||
* Copyright (C) 2013-2014 Apple Inc. All rights reserved.
|
||||
*
|
||||
* This document is the property of Apple Inc.
|
||||
* It is considered confidential and proprietary.
|
||||
*
|
||||
* This document may not be reproduced or transmitted in any form,
|
||||
* in whole or in part, without the express written permission of
|
||||
* Apple Inc.
|
||||
*/
|
||||
#ifndef __TARGET_GPIODEF_H
|
||||
#define __TARGET_GPIODEF_H
|
||||
|
||||
/* iphone7,x specific gpio -> pin mappings */
|
||||
|
||||
#include <platform/gpio.h>
|
||||
|
||||
/* define target-specific gpios in a generic fashion here. */
|
||||
|
||||
/* Board Revision */
|
||||
#define GPIO_BOARD_REV0 GPIO( 9, 2) // 74 : GPIO[34]
|
||||
#define GPIO_BOARD_REV1 GPIO( 9, 1) // 73 : GPIO[35]
|
||||
#define GPIO_BOARD_REV2 GPIO( 9, 0) // 72 : GPIO[36]
|
||||
#define GPIO_BOARD_REV3 GPIO( 8, 7) // 71 : GPIO[37]
|
||||
|
||||
/* Miscellaneous Pins */
|
||||
|
||||
/* Display reset */
|
||||
#define GPIO_LCD_RST GPIO( 0, 1) // 1 : ULPI_STP -> AP_TO_LCM_RESET_L
|
||||
#define GPIO_LCD_RST_POLARITY (0) // active low
|
||||
|
||||
/* Ringer Switch */
|
||||
#define GPIO_RINGER_AB GPIO(16, 3) // 131 : GPIO[40] -> BUTTON_TO_AP_RINGER_A
|
||||
|
||||
/* D2186 watchdog tickle, 'KEEPACT' */
|
||||
#define GPIO_WDOG_TICKLE GPIO(13, 3) // 107 : GPIO[19] -> AP_TO_PMU_KEEPACT
|
||||
|
||||
|
||||
/* which IICs to initialize */
|
||||
#define IICS_MASK (7)
|
||||
|
||||
#define TRISTAR_IIC_BUS (0)
|
||||
|
||||
#define DISPLAY_PMU_IIC_BUS (0)
|
||||
|
||||
#endif /* ! __TARGET_GPIODEF_H */
|
||||
@@ -0,0 +1,150 @@
|
||||
#ifndef __TARGET_POWERCONFIG_H
|
||||
#define __TARGET_POWERCONFIG_H
|
||||
|
||||
/* configuration per target */
|
||||
|
||||
#define PMU_IIC_BUS 0
|
||||
#define CHARGER_IIC_BUS 1
|
||||
|
||||
/* this configuration is very PMU specific and must be included exactly once in power.c */
|
||||
#ifdef POWERCONFIG_PMU_SETUP
|
||||
|
||||
static const struct pmu_setup_struct pmu_ldo_warm_setup[] =
|
||||
{
|
||||
};
|
||||
|
||||
static const struct pmu_setup_struct pmu_ldo_cold_setup[] =
|
||||
{
|
||||
{ PMU_IIC_BUS, kD2186_ACTIVE3, 0xAE }, // Current OTP enables LDO{1,2,3,4,5,7}, disable LDO4.
|
||||
{ PMU_IIC_BUS, kD2186_ACTIVE6, 0x17 }, // enable BUCK3_SW1, BUCK3_SW2, BUCK3_SW3, BUCK4_SW1
|
||||
{ PMU_IIC_BUS, kD2186_ACTIVE3, 0xBE }, // enable LDO4 along with LDO{1,2,3,5,7}
|
||||
{ PMU_IIC_BUS, kD2186_ACTIVE6, 0x37 }, // enable BUCK4_SW2 <rdar://problem/15904020> N56 and N61: PP1V2_Oscar and PP1V8_Oscar brought up in wrong order during iBoot
|
||||
{ PMU_IIC_BUS, kD2186_ACTIVE4, 0x2C }, // POR OTP enables LDO{13,11,10} disable LDO{9,8} <rdar://problem/15943528> see target_early_init() to workaround pre-EVT boards
|
||||
|
||||
{ PMU_IIC_BUS, kD2186_HIBERNATE3, 0x18 }, // enable LDO3+LDO4 in hibernate
|
||||
|
||||
{ PMU_IIC_BUS, kD2186_OUT_32K, 0x49 }, // enable OUT32 clock
|
||||
|
||||
{ PMU_IIC_BUS, kD2186_BUCK6_VSEL, 0x26 }, // <rdar://problem/15038492> N56/T133 Adi PMU: Change default voltage on BUCK6 to 2.0375 V
|
||||
|
||||
{ PMU_IIC_BUS, kD2186_LDO13_VSEL, 0x49 }, // 3.025v = (1.2+.025*0x49) <rdar://15902603> Change LDO13 to output 3.025V
|
||||
|
||||
{ PMU_IIC_BUS, kD2186_LDO1_VSEL, 0x51 }, // <rdar://15932593> N61 EVT: PP3V3_USB Voltage reduction (PMU LDO1), set LDO1 to 3.225v (1.2+.025*0x51)
|
||||
|
||||
{ PMU_IIC_BUS, kD2186_BUCK6_MODE, 0x72 }, // <rdar://problem/15779008> N56 - BUCK6 mode for Sphere
|
||||
// for N61 this is NC, so will never be enabled, rdar://16383138
|
||||
{ PMU_IIC_BUS, kD2186_UOV_CONTROL, 0x1 }, // <rdar://problem/17129100> Disabling Adi PMU OV/UV Comparators for N61 & N56 DVT
|
||||
{ PMU_IIC_BUS, kD2186_UOV_CONTROL, 0x0 },
|
||||
|
||||
// begin TEST_MODE <rdar://16015949> PMU Buck1 settings need to change to fix GPU hang
|
||||
{ PMU_IIC_BUS, kDIALOG_TEST_ACCESS, kDIALOG_TEST_ACCESS_ENA }, // enable test register access
|
||||
{ PMU_IIC_BUS, kD2186_BUCK1_START_ILIMIT, 0x0F }, // increase current limit to 718 mAh
|
||||
{ PMU_IIC_BUS, kD2186_BUCK1_FSM_TRIM2, 0x27 }, // change startup timer value to 150us
|
||||
|
||||
// <rdar://problem/17690680> N61/N56: PMU power sequence update in iBoot
|
||||
{ PMU_IIC_BUS, kD2186_LDO1_SLOT, 0x66 }, // LDO1 from slot +3/-4 to +6/-7
|
||||
|
||||
// OTP-AL values rdar://16383138 iBoot PMU overwrites for part shortage (N56 EVT build)
|
||||
{ PMU_IIC_BUS, kD2186_VDD_FAULT, 0x23 }, // update PRE_UVLO and VDD_FAULT_LOWER
|
||||
{ PMU_IIC_BUS, kD2186_BUCK0_FSM_TRIM2, 0x77 }, // increase BUCK0 startup delay
|
||||
{ PMU_IIC_BUS, kD2186_BUCK1_SYNC_ILIMIT, 0x3F }, // increase BUCK1 PWM ILIM
|
||||
{ PMU_IIC_BUS, kD2186_BUCK2_FSM_TRIM2, 0x77 }, // increase BUCK2 startup delay
|
||||
{ PMU_IIC_BUS, kD2186_BUCK3_FSM_TRIM2, 0x76 }, // increase BUCK3 startup delay
|
||||
{ PMU_IIC_BUS, kD2186_BUCK4_FSM_TRIM2, 0x77 }, // increase BUCK4 startup delay
|
||||
{ PMU_IIC_BUS, kD2186_BUCK5_FSM_TRIM2, 0x77 }, // increase BUCK5 startup delay
|
||||
{ PMU_IIC_BUS, kD2186_BUTTON3_CONF, 0xF6 }, // disable internal pull-up on BUTTON3 (rocker switch), 50ms debounce
|
||||
{ PMU_IIC_BUS, kD2186_BUTTON4_CONF, 0x14 }, // spurious interrupts <rdar://problem/20525147>
|
||||
|
||||
{ PMU_IIC_BUS, kDIALOG_TEST_ACCESS, kDIALOG_TEST_ACCESS_DIS }, // disabled test register access
|
||||
// end TEST_MODE NOTE: do NOT insert any lines between this begin-end TEST_MODE block
|
||||
};
|
||||
|
||||
static const struct pmu_setup_struct pmu_warm_init[] =
|
||||
{
|
||||
};
|
||||
|
||||
// Settings as of <rdar://problem/14388548> N56 | IOSpreadsheet, version 0v9
|
||||
static const struct pmu_setup_struct pmu_cold_init[] =
|
||||
{
|
||||
{ PMU_IIC_BUS, kD2186_GPIO1_CONF1, 0x8a }, // CHG_TO_PMU_INT_L In, L Low, Wake, PU
|
||||
{ PMU_IIC_BUS, kD2186_GPIO1_CONF2, 0x72 }, // CHG_TO_PMU_INT_L POR
|
||||
{ PMU_IIC_BUS, kD2186_GPIO2_CONF1, 0x8a }, // BB_TO_PMU_HOST_WAKE_L In, L Low, Wake, PU
|
||||
{ PMU_IIC_BUS, kD2186_GPIO2_CONF2, 0x72 }, // BB_TO_PMU_HOST_WAKE_L POR
|
||||
{ PMU_IIC_BUS, kD2186_GPIO3_CONF1, 0x01 }, // PMU_TO_BB_RST_R_L Out 0, Low , Push-Pull
|
||||
{ PMU_IIC_BUS, kD2186_GPIO3_CONF2, 0x12 }, // PMU_TO_BB_RST_R_L VBUCK3
|
||||
{ PMU_IIC_BUS, kD2186_GPIO4_CONF1, 0x83 }, // TRISTAR_TO_AP_INT In, L High, Wake, PD
|
||||
{ PMU_IIC_BUS, kD2186_GPIO4_CONF2, 0x72 }, // TRISTAR_TO_AP_INT POR
|
||||
{ PMU_IIC_BUS, kD2186_GPIO5_CONF1, 0x83 }, // STOCKHOLM_TO_PMU_HOST_WAKE_L In, L High, Wake, PD
|
||||
{ PMU_IIC_BUS, kD2186_GPIO5_CONF2, 0x72 }, // STOCKHOLM_TO_PMU_HOST_WAKE_L POR
|
||||
{ PMU_IIC_BUS, kD2186_GPIO6_CONF1, 0x01 }, // PMU_TO_OSCAR_RESET_CLK_32K_L Out 0, Push-Pull
|
||||
{ PMU_IIC_BUS, kD2186_GPIO6_CONF2, 0x12 }, // PMU_TO_OSCAR_RESET_CLK_32K_L VBUCK3
|
||||
{ PMU_IIC_BUS, kD2186_GPIO7_CONF1, 0x83 }, // WLAN_TO_PMU_HOST_WAKE In, L High, Wake, PD
|
||||
{ PMU_IIC_BUS, kD2186_GPIO7_CONF2, 0x72 }, // WLAN_TO_PMU_HOST_WAKE POR
|
||||
{ PMU_IIC_BUS, kD2186_GPIO8_CONF1, 0xA2 }, // CODEC_TO_PMU_MIKEY_INT_L In, Any Edge, Wake, PU
|
||||
{ PMU_IIC_BUS, kD2186_GPIO8_CONF2, 0x12 }, // CODEC_TO_PMU_MIKEY_INT_L VBUCK3
|
||||
{ PMU_IIC_BUS, kD2186_GPIO9_CONF1, 0x01 }, // PMU_TO_BT_REG_ON_R Out 0, Push-Pull
|
||||
{ PMU_IIC_BUS, kD2186_GPIO9_CONF2, 0x12 }, // PMU_TO_BT_REG_ON_R VBUCK3
|
||||
{ PMU_IIC_BUS, kD2186_GPIO10_CONF1, 0x92 }, // BT_TO_PMU_HOST_WAKE In, R Edge, Wake, Push-Pull
|
||||
{ PMU_IIC_BUS, kD2186_GPIO10_CONF2, 0x72 }, // BT_TO_PMU_HOST_WAKE Disabled
|
||||
{ PMU_IIC_BUS, kD2186_GPIO11_CONF1, 0x01 }, // PMU_TO_WLAN_REG_ON_R Out 0, Push-Pull
|
||||
{ PMU_IIC_BUS, kD2186_GPIO11_CONF2, 0x12 }, // PMU_TO_WLAN_REG_ON_R VBUCK3
|
||||
{ PMU_IIC_BUS, kD2186_GPIO12_CONF1, 0x08 }, // AP_TO_I2C0_SCL Out, nReset, PU
|
||||
{ PMU_IIC_BUS, kD2186_GPIO12_CONF2, 0x72 }, // AP_TO_I2C0_SCL POR
|
||||
{ PMU_IIC_BUS, kD2186_GPIO13_CONF1, 0x83 }, // OSCAR_TO_PMU_HOST_WAKE In, In, L High, Wake, PD
|
||||
{ PMU_IIC_BUS, kD2186_GPIO13_CONF2, 0x72 }, // OSCAR_TO_PMU_HOST_WAKE POR
|
||||
{ PMU_IIC_BUS, kD2186_GPIO14_CONF1, 0x91 }, // NC
|
||||
{ PMU_IIC_BUS, kD2186_GPIO14_CONF2, 0x72 }, // POR
|
||||
{ PMU_IIC_BUS, kD2186_GPIO15_CONF1, 0x01 }, // PMU_TO_BB_VBUS_DET Out 0, Low, Push-Pull
|
||||
{ PMU_IIC_BUS, kD2186_GPIO15_CONF2, 0x02 }, // PMU_TO_BB_VBUS_DET VCC_MAIN
|
||||
{ PMU_IIC_BUS, kD2186_GPIO16_CONF1, 0x91 }, // NC
|
||||
{ PMU_IIC_BUS, kD2186_GPIO16_CONF2, 0x72 }, // POR
|
||||
{ PMU_IIC_BUS, kD2186_GPIO17_CONF1, 0x88 }, // WLAN_TO_PMU_PCIE_WAKE_L In, L Low, PU
|
||||
{ PMU_IIC_BUS, kD2186_GPIO17_CONF2, 0x72 }, // WLAN_TO_PMU_PCIE_WAKE_L POR
|
||||
{ PMU_IIC_BUS, kD2186_GPIO18_CONF1, 0x91 }, // NC
|
||||
{ PMU_IIC_BUS, kD2186_GPIO18_CONF2, 0x72 }, // POR
|
||||
{ PMU_IIC_BUS, kD2186_GPIO19_CONF1, 0x91 }, // NC
|
||||
{ PMU_IIC_BUS, kD2186_GPIO19_CONF2, 0x72 }, // POR
|
||||
{ PMU_IIC_BUS, kD2186_GPIO20_CONF1, 0x91 }, // NC
|
||||
{ PMU_IIC_BUS, kD2186_GPIO20_CONF2, 0x72 }, // POR
|
||||
{ PMU_IIC_BUS, kD2186_GPIO21_CONF1, 0x91 }, // NC
|
||||
{ PMU_IIC_BUS, kD2186_GPIO21_CONF2, 0x72 }, // POR
|
||||
|
||||
// TODO: configure debounce for WAS kD2045_GPIO_DEB2,kD2045_GPIO_DEB5,kD2045_GPIO_DEB6?
|
||||
|
||||
{ PMU_IIC_BUS, kD2186_BUCK_DWI_CTRL0, 0x07 }, // enable DWI for BUCK0, BUCK1, BUCK2
|
||||
{ PMU_IIC_BUS, kD2186_SYS_CTRL2, 0x11 }, // enable HIB_32kHz (for WIFI/BT) and DWI
|
||||
{ PMU_IIC_BUS, kD2186_SYS_CTRL1, 0x24 }, // disable PROT_FET_DIS, BAT_PWR_SUSP rdar://15680815
|
||||
|
||||
// TODO: verify
|
||||
{ PMU_IIC_BUS, kD2186_ACT_TO_HIB_DLY, 0x03 }, // set ACT_TO_HIB_DLY to 3 (6ms)
|
||||
};
|
||||
|
||||
static const struct core_rails_struct soc_rails[] =
|
||||
{
|
||||
{ PMU_IIC_BUS, 0, kD2186_BUCK2_VSEL }
|
||||
};
|
||||
|
||||
static const struct core_rails_struct cpu_rails[] =
|
||||
{
|
||||
{ PMU_IIC_BUS, 0, kD2186_BUCK0_VSEL }
|
||||
};
|
||||
|
||||
static const struct core_rails_struct ram_rails[] =
|
||||
{
|
||||
{ PMU_IIC_BUS, 0, kD2186_BUCK5_VSEL }
|
||||
};
|
||||
|
||||
#endif /* POWERCONFIG_PMU_SETUP */
|
||||
|
||||
#define NO_BATTERY_VOLTAGE 2700
|
||||
#define MIN_BOOT_BATTERY_VOLTAGE 3600
|
||||
#define TARGET_BOOT_BATTERY_VOLTAGE 3700
|
||||
|
||||
#define PRECHARGE_BACKLIGHT_LEVEL 824
|
||||
#define ALWAYS_BOOT_BATTERY_VOLTAGE (TARGET_BOOT_BATTERY_VOLTAGE + 100)
|
||||
|
||||
#define TARGET_POWER_NEEDS_BATTERY_PROTECTION_RESET 1
|
||||
|
||||
#define ACC_PWR_LDO (6)
|
||||
|
||||
#endif
|
||||
@@ -0,0 +1,23 @@
|
||||
/*
|
||||
* Copyright (C) 2013-2014 Apple Inc. All rights reserved.
|
||||
*
|
||||
* This document is the property of Apple Inc.
|
||||
* It is considered confidential and proprietary.
|
||||
*
|
||||
* This document may not be reproduced or transmitted in any form,
|
||||
* in whole or in part, without the express written permission of
|
||||
* Apple Inc.
|
||||
*/
|
||||
#ifndef __TARGET_UARTCONFIG_H
|
||||
#define __TARGET_UARTCONFIG_H
|
||||
|
||||
/* define one debug serial ports */
|
||||
#define DEBUG_SERIAL_PORT (0)
|
||||
|
||||
#define HDQGAUGE_SERIAL_PORT (5)
|
||||
|
||||
#if SUPPORT_FPGA
|
||||
#define UART_OVERSAMPLE_OVERRIDE (11)
|
||||
#endif
|
||||
|
||||
#endif
|
||||
File diff suppressed because it is too large.
Load diff
@@ -0,0 +1,580 @@
|
||||
/*
|
||||
* Copyright (C) 2013-2014 Apple Inc. All rights reserved.
|
||||
*
|
||||
* This document is the property of Apple Inc.
|
||||
* It is considered confidential and proprietary.
|
||||
*
|
||||
* This document may not be reproduced or transmitted in any form,
|
||||
* in whole or in part, without the express written permission of
|
||||
* Apple Inc.
|
||||
*/
|
||||
|
||||
/* THIS FILE IS AUTOMATICALLY GENERATED BY tools/csvtopinconfig.py. DO NOT EDIT!
|
||||
I/O Spreadsheet version: rev 0v17
|
||||
I/O Spreadsheet tracker: <rdar://problem/14388548> N56 | IOSpreadsheet
|
||||
Conversion command: csvtopinconfig.py --soc fiji --copyright 2013-2014 --radar '<rdar://problem/14388548> N56 | IOSpreadsheet' <filename>
|
||||
*/
|
||||
|
||||
#include <debug.h>
|
||||
#include <drivers/apple/gpio.h>
|
||||
#include <platform.h>
|
||||
#include <platform/soc/hwregbase.h>
|
||||
#include <stdint.h>
|
||||
|
||||
static const uint32_t pinconfig_ap_0[GPIO_GROUP_COUNT * GPIOPADPINS] = {
|
||||
|
||||
/* Port 0 */
|
||||
CFG_DISABLED | PULL_DOWN | SLOW_SLEW, // 0 : ULPI_DIR -> LCM_TO_AP_HIFA_BSYNC
|
||||
CFG_OUT_0 | PULL_DOWN | SLOW_SLEW, // 1 : ULPI_STP -> AP_TO_LCM_RESET_L
|
||||
CFG_OUT_0 | PULL_DOWN | SLOW_SLEW, // 2 : ULPI_NXT -> AP_TO_TOUCH_RESET_L
|
||||
CFG_IN | PULL_UP | SLOW_SLEW, // 3 : ULPI_DATA[7] -> TOUCH_TO_AP_INT_L
|
||||
CFG_DISABLED | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 4 : ULPI_DATA[6] -> NC
|
||||
CFG_DISABLED | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 5 : ULPI_DATA[5] -> NC
|
||||
CFG_DISABLED | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 6 : ULPI_DATA[4] -> NC
|
||||
CFG_IN | PULL_DOWN | SLOW_SLEW, // 7 : ULPI_CLK -> OSCAR_TO_PMU_HOST_WAKE
|
||||
|
||||
/* Port 1 */
|
||||
CFG_OUT_0 | PULL_DOWN | SLOW_SLEW, // 8 : ULPI_DATA[3] -> AP_TO_LEDDRV_EN
|
||||
CFG_DISABLED | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 9 : ULPI_DATA[2] -> NC
|
||||
CFG_DISABLED | PULL_DOWN | SLOW_SLEW, // 10 : ULPI_DATA[1] -> AP_BI_OSCAR_SWDIO_1V8
|
||||
CFG_DISABLED | PULL_DOWN | SLOW_SLEW, // 11 : ULPI_DATA[0] -> AP_TO_OSCAR_SWDCLK_1V8
|
||||
CFG_FUNC0 | PULL_DOWN | SLOW_SLEW | INPUT_SCHMITT, // 12 : SPI1_SCLK -> AP_TO_CODEC_SPI_CLK
|
||||
CFG_FUNC0 | PULL_DOWN | SLOW_SLEW, // 13 : SPI1_MOSI -> AP_TO_CODEC_SPI_MOSI
|
||||
CFG_FUNC0 | PULL_DOWN | SLOW_SLEW | INPUT_SCHMITT, // 14 : SPI1_MISO -> CODEC_TO_AP_SPI_MISO
|
||||
CFG_FUNC0 | PULL_DOWN | SLOW_SLEW, // 15 : SPI1_SSIN -> AP_TO_CODEC_SPI_CS_L
|
||||
|
||||
/* Port 2 */
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
|
||||
/* Port 3 */
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
|
||||
/* Port 4 */
|
||||
CFG_IN | SLOW_SLEW, // 32 : GPIO[11] -> BUTTON_TO_AP_MENU_KEY_L
|
||||
CFG_IN | SLOW_SLEW, // 33 : GPIO[12] -> BUTTON_TO_AP_HOLD_KEY_L
|
||||
CFG_IN | PULL_UP | SLOW_SLEW, // 34 : I2S3_MCK -> ALS_TO_AP_INT_L
|
||||
CFG_FUNC0 | SLOW_SLEW | INPUT_SCHMITT, // 35 : I2S3_LRCK -> AP_TO_BB_I2S3_LRCLK
|
||||
CFG_FUNC0 | SLOW_SLEW | INPUT_SCHMITT, // 36 : I2S3_BCLK -> 45_AP_TO_BB_I2S3_BCLK
|
||||
CFG_FUNC0 | PULL_DOWN | SLOW_SLEW, // 37 : I2S3_DOUT -> AP_TO_BB_I2S3_DOUT
|
||||
CFG_FUNC0 | PULL_DOWN | SLOW_SLEW | INPUT_SCHMITT, // 38 : I2S3_DIN -> BB_TO_AP_I2S3_DIN
|
||||
CFG_FUNC0 | PULL_DOWN | SLOW_SLEW, // 39 : CLK32K_OUT -> 45_AP_TO_TOUCH_CLK32K_RESET_L
|
||||
|
||||
/* Port 5 */
|
||||
CFG_DISABLED | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 40 : PCIE_CLKREQ0_N -> NC
|
||||
CFG_FUNC0 | PULL_UP | INPUT_SCHMITT, // 41 : PCIE_CLKREQ1_N -> WLAN_TO_AP_PCIE1_CLKREQ_L
|
||||
CFG_DISABLED | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 42 : NAND_SYS_CLK -> NC
|
||||
CFG_IN | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 43 : GPIO[0] -> AP_TO_HEADSET_HS3_CTRL
|
||||
CFG_IN | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 44 : GPIO[1] -> AP_TO_HEADSET_HS4_CTRL
|
||||
CFG_IN | PULL_UP | SLOW_SLEW, // 45 : GPIO[2] -> BUTTON_TO_AP_VOL_UP_L
|
||||
CFG_IN | PULL_UP | SLOW_SLEW, // 46 : GPIO[3] -> BUTTON_TO_AP_VOL_DOWN_L
|
||||
CFG_IN | PULL_UP | SLOW_SLEW, // 47 : GPIO[4] -> SPKAMP_TO_AP_INT_L
|
||||
|
||||
/* Port 6 */
|
||||
CFG_OUT_0 | PULL_DOWN | SLOW_SLEW, // 48 : GPIO[5] -> AP_TO_SPKAMP_BEE_GEES
|
||||
CFG_OUT_0 | PULL_DOWN | SLOW_SLEW, // 49 : GPIO[6] -> AP_TO_SPKAMP_RESET_L
|
||||
CFG_OUT_0 | PULL_DOWN | SLOW_SLEW, // 50 : GPIO[7] -> AP_TO_BT_WAKE
|
||||
CFG_DISABLED | SLOW_SLEW, // 51 : GPIO[14] -> BB_TO_AP_IPC_GPIO1
|
||||
CFG_DISABLED | PULL_UP | SLOW_SLEW, // 52 : GPIO[16] -> BOARD_ID3
|
||||
CFG_OUT_0 | PULL_DOWN | SLOW_SLEW, // 53 : GPIO[17] -> AP_TO_STOCKHOLM_SIM_SEL
|
||||
CFG_DISABLED | PULL_UP | SLOW_SLEW, // 54 : GPIO[18] -> BOOT_CONFIG0
|
||||
CFG_DISABLED | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 55 : GPIO[20] -> NC
|
||||
|
||||
/* Port 7 */
|
||||
CFG_DISABLED | PULL_DOWN | SLOW_SLEW, // 56 : GPIO[21] -> BB_TO_AP_DEVICE_RDY
|
||||
CFG_FUNC0 | SLOW_SLEW, // 57 : UART5_RTXD -> AP_TO_TIGRIS_SWI
|
||||
CFG_IN | PULL_UP | SLOW_SLEW, // 58 : UART8_TXD -> AP_TO_OSCAR_UART_TXD
|
||||
CFG_FUNC0 | SLOW_SLEW | INPUT_SCHMITT, // 59 : UART8_RXD -> OSCAR_TO_AP_UART_RXD
|
||||
CFG_DISABLED | PULL_UP | SLOW_SLEW, // 60 : SPI0_SCLK -> BOARD_ID0
|
||||
CFG_DISABLED | PULL_UP | SLOW_SLEW, // 61 : SPI0_MOSI -> BOARD_ID1
|
||||
CFG_DISABLED | PULL_UP | SLOW_SLEW, // 62 : SPI0_MISO -> BOARD_ID2
|
||||
CFG_DISABLED | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 63 : SPI0_SSIN -> NC
|
||||
|
||||
/* Port 8 */
|
||||
CFG_FUNC0 | DRIVE_X2 | SLOW_SLEW | INPUT_SCHMITT, // 64 : I2C2_SDA -> AP_BI_I2C2_SDA
|
||||
CFG_FUNC0 | DRIVE_X2 | SLOW_SLEW | INPUT_SCHMITT, // 65 : I2C2_SCL -> AP_TO_I2C2_SCL
|
||||
CFG_IN | SLOW_SLEW, // 66 : GPIO[22] -> BB_TO_AP_GPS_SYNC
|
||||
CFG_OUT_0 | SLOW_SLEW, // 67 : GPIO[23] -> AP_TO_BB_HOST_RDY
|
||||
CFG_DISABLED | PULL_UP | SLOW_SLEW, // 68 : GPIO[25] -> BOOT_CONFIG1
|
||||
CFG_DISABLED | PULL_UP | SLOW_SLEW, // 69 : GPIO[28] -> BOOT_CONFIG2
|
||||
CFG_DISABLED | PULL_UP | SLOW_SLEW, // 70 : GPIO[29] -> BOARD_ID4
|
||||
CFG_DISABLED | PULL_UP | SLOW_SLEW, // 71 : GPIO[34] -> BOARD_REV3
|
||||
|
||||
/* Port 9 */
|
||||
CFG_DISABLED | PULL_UP | SLOW_SLEW, // 72 : GPIO[35] -> BOARD_REV2
|
||||
CFG_DISABLED | PULL_UP | SLOW_SLEW, // 73 : GPIO[36] -> BOARD_REV1
|
||||
CFG_DISABLED | PULL_UP | SLOW_SLEW, // 74 : GPIO[37] -> BOARD_REV0
|
||||
CFG_DISABLED | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 75 : GPIO[39] -> NC
|
||||
CFG_OUT_0 | PULL_DOWN | SLOW_SLEW, // 76 : GPIO[42] -> AP_TO_VIBE_EN
|
||||
CFG_IN | SLOW_SLEW, // 77 : GPIO[43] -> AP_TO_WLAN_PCIE1_RST_L
|
||||
CFG_DISABLED | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 78 : DISP_VSYNC -> NC
|
||||
CFG_FUNC0 | PULL_UP | SLOW_SLEW, // 79 : UART0_TXD -> AP_TO_TRISTAR_DEBUG_UART0_TXD
|
||||
|
||||
/* Port 10 */
|
||||
CFG_FUNC0 | PULL_UP | SLOW_SLEW | INPUT_SCHMITT, // 80 : UART0_RXD -> TRISTAR_TO_AP_DEBUG_UART0_RXD
|
||||
CFG_OUT_0 | PULL_DOWN | SLOW_SLEW, // 81 : TMR32_PWM0 -> OSCAR_BI_AP_TIME_SYNC_HOST_INT
|
||||
CFG_IN | PULL_DOWN | SLOW_SLEW, // 82 : TMR32_PWM1 -> AP_TO_VIBE_TRIG
|
||||
CFG_DISABLED | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 83 : TMR32_PWM2 -> NC
|
||||
CFG_FUNC0 | PULL_UP | SLOW_SLEW, // 84 : UART6_TXD -> AP_TO_TRISTAR_ACC_UART6_TXD
|
||||
CFG_FUNC0 | PULL_UP | SLOW_SLEW | INPUT_SCHMITT, // 85 : UART6_RXD -> TRISTAR_TO_AP_ACC_UART6_RXD
|
||||
CFG_DISABLED | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 86 : I2C3_SDA -> NC
|
||||
CFG_DISABLED | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 87 : I2C3_SCL -> NC
|
||||
|
||||
/* Port 11 */
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
|
||||
/* Port 12 */
|
||||
CFG_FUNC0 | SLOW_SLEW | INPUT_SCHMITT, // 96 : I2C0_SDA -> AP_BI_I2C0_SDA
|
||||
CFG_FUNC0 | SLOW_SLEW | INPUT_SCHMITT, // 97 : I2C0_SCL -> AP_TO_I2C0_SCL
|
||||
CFG_OUT_0 | SLOW_SLEW, // 98 : GPIO[38] -> AP_TO_BB_COREDUMP
|
||||
CFG_OUT_0 | SLOW_SLEW, // 99 : UART2_TXD -> AP_TO_BB_UART2_TXD
|
||||
CFG_FUNC0 | SLOW_SLEW | INPUT_SCHMITT, // 100 : UART2_RXD -> BB_TO_AP_UART2_RXD
|
||||
CFG_OUT_0 | SLOW_SLEW, // 101 : UART2_RTSN -> AP_TO_BB_UART2_RTS_L
|
||||
CFG_FUNC0 | SLOW_SLEW, // 102 : UART2_CTSN -> BB_TO_AP_UART2_CTS_L
|
||||
CFG_FUNC0 | PULL_DOWN | SLOW_SLEW, // 103 : DWI_DO -> 45_AP_TO_PMU_AND_BL_DWI_DO
|
||||
|
||||
/* Port 13 */
|
||||
CFG_FUNC0 | PULL_DOWN | SLOW_SLEW, // 104 : DWI_CLK -> 45_AP_TO_PMU_AND_BL_DWI_CLK
|
||||
CFG_FUNC0 | PULL_DOWN | SLOW_SLEW, // 105 : WDOG -> AP_TO_PMU_RESET_IN
|
||||
CFG_IN | PULL_UP | SLOW_SLEW, // 106 : GPIO[13] -> PMU_TO_AP_IRQ_L
|
||||
CFG_OUT_0 | PULL_DOWN | SLOW_SLEW, // 107 : GPIO[19] -> AP_TO_PMU_KEEPACT
|
||||
CFG_DISABLED | PULL_DOWN | SLOW_SLEW, // 108 : GPIO[26] -> FORCE_DFU
|
||||
CFG_DISABLED | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 109 : GPIO[27] -> NC
|
||||
CFG_FUNC0 | PULL_UP | SLOW_SLEW, // 110 : SOCHOT0 -> PMU_TO_AP_PRE_UVLO_L_R
|
||||
CFG_FUNC0 | SLOW_SLEW, // 111 : SOCHOT1 -> AP_TO_PMU_SOCHOT1_L_R
|
||||
|
||||
/* Port 14 */
|
||||
CFG_DISABLED, // 112 : UNSPECIFIED -> UNSPECIFIED
|
||||
CFG_DISABLED | PULL_DOWN | SLOW_SLEW, // 113 : TST_CLKOUT -> AP_TO_PMU_TEST_CLKOUT
|
||||
CFG_IN | SLOW_SLEW, // 114 : GPIO[8] -> AP_TO_BB_RST_L
|
||||
CFG_DISABLED | SLOW_SLEW, // 115 : GPIO[9] -> AP_TO_WLAN_JTAG_SWCLK
|
||||
CFG_DISABLED | SLOW_SLEW, // 116 : GPIO[10] -> AP_TO_WLAN_JTAG_SWDIO
|
||||
CFG_OUT_0 | SLOW_SLEW, // 117 : GPIO[15] -> AP_TO_BB_WAKE_MODEM
|
||||
CFG_FUNC0 | PULL_UP | SLOW_SLEW, // 118 : UART4_TXD -> AP_TO_WLAN_UART4_TXD
|
||||
CFG_FUNC0 | SLOW_SLEW | INPUT_SCHMITT, // 119 : UART4_RXD -> WLAN_TO_AP_UART4_RXD
|
||||
|
||||
/* Port 15 */
|
||||
CFG_OUT_1 | PULL_DOWN | SLOW_SLEW, // 120 : UART4_RTSN -> AP_TO_WLAN_UART4_RTS_L
|
||||
CFG_FUNC0 | SLOW_SLEW, // 121 : UART4_CTSN -> WLAN_TO_AP_UART4_CTS_L
|
||||
CFG_FUNC0 | SLOW_SLEW, // 122 : SPI3_MOSI -> AP_TO_MESA_SPI_MOSI
|
||||
CFG_FUNC0 | PULL_DOWN | SLOW_SLEW | INPUT_SCHMITT, // 123 : SPI3_MISO -> MESA_TO_AP_SPI_MISO
|
||||
CFG_FUNC0 | SLOW_SLEW | INPUT_SCHMITT, // 124 : SPI3_SCLK -> AP_TO_MESA_SPI_CLK_R
|
||||
CFG_IN | SLOW_SLEW, // 125 : SPI3_SSIN -> MESA_TO_AP_INT
|
||||
CFG_DISABLED | PULL_DOWN | SLOW_SLEW, // 126 : GPIO[24] -> BB_TO_AP_RESET_DET_L
|
||||
CFG_IN | PULL_UP | SLOW_SLEW, // 127 : GPIO[30] -> CODEC_TO_AP_INT_L
|
||||
|
||||
/* Port 16 */
|
||||
CFG_IN | SLOW_SLEW, // 128 : GPIO[31] -> AP_TO_RADIO_ON_L
|
||||
CFG_DISABLED | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 129 : GPIO[32] -> NC
|
||||
CFG_DISABLED | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 130 : GPIO[33] -> NC
|
||||
CFG_IN | SLOW_SLEW, // 131 : GPIO[40] -> BUTTON_TO_AP_RINGER_A
|
||||
CFG_DISABLED | SLOW_SLEW, // 132 : GPIO[41] -> BB_TO_AP_IPC_GPIO
|
||||
CFG_IN | SLOW_SLEW, // 133 : I2S4_MCK -> TRISTAR_TO_AP_INT
|
||||
CFG_FUNC0 | PULL_DOWN | SLOW_SLEW | INPUT_SCHMITT, // 134 : I2S4_LRCK -> AP_TO_CODEC_VSP_I2S4_LRCLK
|
||||
CFG_FUNC0 | PULL_DOWN | SLOW_SLEW | INPUT_SCHMITT, // 135 : I2S4_BCLK -> 45_AP_TO_CODEC_VSP_I2S4_BCLK
|
||||
|
||||
/* Port 17 */
|
||||
CFG_FUNC0 | PULL_DOWN | SLOW_SLEW, // 136 : I2S4_DOUT -> AP_TO_CODEC_VSP_I2S4_DOUT
|
||||
CFG_FUNC0 | PULL_DOWN | SLOW_SLEW | INPUT_SCHMITT, // 137 : I2S4_DIN -> CODEC_TO_AP_VSP_I2S4_DIN
|
||||
CFG_FUNC0 | SLOW_SLEW | INPUT_SCHMITT, // 138 : I2C1_SDA -> AP_BI_I2C1_SDA
|
||||
CFG_FUNC0 | SLOW_SLEW | INPUT_SCHMITT, // 139 : I2C1_SCL -> AP_TO_I2C1_SCL
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
|
||||
/* Port 18 */
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
|
||||
/* Port 19 */
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
|
||||
/* Port 20 */
|
||||
CFG_FUNC0 | PULL_DOWN | SLOW_SLEW | INPUT_SCHMITT, // 160 : I2S0_LRCK -> AP_TO_CODEC_ASP_I2S0_LRCLK
|
||||
CFG_FUNC0 | PULL_DOWN | SLOW_SLEW | INPUT_SCHMITT, // 161 : I2S0_BCLK -> 45_AP_TO_CODEC_ASP_I2S0_BCLK
|
||||
CFG_FUNC0 | PULL_DOWN | SLOW_SLEW, // 162 : I2S0_DOUT -> AP_TO_CODEC_ASP_I2S0_DOUT
|
||||
CFG_FUNC0 | PULL_DOWN | SLOW_SLEW | INPUT_SCHMITT, // 163 : I2S0_DIN -> CODEC_TO_AP_ASP_I2S0_DIN
|
||||
CFG_DISABLED | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 164 : I2S1_MCK -> NC
|
||||
CFG_FUNC0 | PULL_DOWN | SLOW_SLEW | INPUT_SCHMITT, // 165 : I2S1_LRCK -> AP_TO_BT_I2S1_LRCLK
|
||||
CFG_FUNC0 | PULL_DOWN | SLOW_SLEW | INPUT_SCHMITT, // 166 : I2S1_BCLK -> 45_AP_TO_BT_I2S1_BCLK
|
||||
CFG_FUNC0 | PULL_DOWN | SLOW_SLEW, // 167 : I2S1_DOUT -> AP_TO_BT_I2S1_DOUT
|
||||
|
||||
/* Port 21 */
|
||||
CFG_FUNC0 | PULL_DOWN | SLOW_SLEW | INPUT_SCHMITT, // 168 : I2S1_DIN -> BT_TO_AP_I2S1_DIN
|
||||
CFG_FUNC0 | PULL_DOWN | SLOW_SLEW | INPUT_SCHMITT, // 169 : I2S2_LRCK -> AP_TO_CODEC_XSP_I2S2_LRCLK
|
||||
CFG_FUNC0 | PULL_DOWN | SLOW_SLEW | INPUT_SCHMITT, // 170 : I2S2_BCLK -> 45_AP_TO_CODEC_XSP_I2S2_BCLK
|
||||
CFG_FUNC0 | PULL_DOWN | SLOW_SLEW, // 171 : I2S2_DOUT -> AP_TO_CODEC_XSP_I2S2_DOUT
|
||||
CFG_FUNC0 | PULL_DOWN | SLOW_SLEW | INPUT_SCHMITT, // 172 : I2S2_DIN -> CODEC_TO_AP_XSP_I2S2_DIN
|
||||
CFG_FUNC0 | PULL_UP | SLOW_SLEW, // 173 : UART1_TXD -> AP_TO_BT_UART1_TXD
|
||||
CFG_FUNC0 | PULL_UP | SLOW_SLEW | INPUT_SCHMITT, // 174 : UART1_RXD -> BT_TO_AP_UART1_RXD
|
||||
CFG_OUT_1 | PULL_DOWN | SLOW_SLEW, // 175 : UART1_RTSN -> AP_TO_BT_UART1_RTS_L
|
||||
|
||||
/* Port 22 */
|
||||
CFG_FUNC0 | PULL_UP | SLOW_SLEW, // 176 : UART1_CTSN -> BT_TO_AP_UART1_CTS_L
|
||||
CFG_IN | PULL_UP | SLOW_SLEW, // 177 : EDP_HPD -> AP_TO_STOCKHOLM_EN
|
||||
CFG_IN | PULL_UP | SLOW_SLEW, // 178 : UART3_TXD -> AP_TO_STOCKHOLM_UART3_TXD
|
||||
CFG_FUNC0 | SLOW_SLEW | INPUT_SCHMITT, // 179 : UART3_RXD -> STOCKHOLM_TO_AP_UART3_RXD
|
||||
CFG_IN | PULL_UP | SLOW_SLEW, // 180 : UART3_RTSN -> AP_TO_STOCKHOLM_UART3_RTS_L
|
||||
CFG_FUNC0 | SLOW_SLEW, // 181 : UART3_CTSN -> STOCKHOLM_TO_AP_UART3_CTS_L
|
||||
CFG_FUNC0 | PULL_DOWN | SLOW_SLEW | INPUT_SCHMITT, // 182 : SPI2_SCLK -> AP_TO_TOUCH_SPI_CLK
|
||||
CFG_FUNC0 | PULL_DOWN | SLOW_SLEW, // 183 : SPI2_MOSI -> AP_TO_TOUCH_SPI_MOSI
|
||||
|
||||
/* Port 23 */
|
||||
CFG_FUNC0 | PULL_DOWN | SLOW_SLEW | INPUT_SCHMITT, // 184 : SPI2_MISO -> TOUCH_TO_AP_SPI_MISO
|
||||
CFG_FUNC0 | PULL_UP | SLOW_SLEW, // 185 : SPI2_SSIN -> AP_TO_TOUCH_SPI_CS_L
|
||||
CFG_FUNC0 | SLOW_SLEW | INPUT_SCHMITT, // 186 : ISP0_SDA -> AP_BI_RCAM_I2C_SDA
|
||||
CFG_FUNC0 | SLOW_SLEW | INPUT_SCHMITT, // 187 : ISP0_SCL -> AP_TO_RCAM_I2C_SCL
|
||||
CFG_FUNC0 | SLOW_SLEW | INPUT_SCHMITT, // 188 : ISP1_SDA -> AP_BI_FCAM_I2C_SDA
|
||||
CFG_FUNC0 | SLOW_SLEW | INPUT_SCHMITT, // 189 : ISP1_SCL -> AP_TO_FCAM_I2C_SCL
|
||||
CFG_OUT_0 | PULL_DOWN | DRIVE_X2 | SLOW_SLEW, // 190 : SENSOR0_RST -> AP_TO_RCAM_SHUTDOWN
|
||||
CFG_DISABLED | PULL_DOWN | DRIVE_X2 | SLOW_SLEW, // 191 : SENSOR0_CLK -> 45_AP_TO_RCAM_CLK_R
|
||||
|
||||
/* Port 24 */
|
||||
CFG_IN | PULL_DOWN | SLOW_SLEW, // 192 : SENSOR0_XSHUTDOWN -> AP_TO_STOCKHOLM_DWLD_REQ
|
||||
CFG_DISABLED | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 193 : SENSOR0_ISTRB -> NC
|
||||
CFG_IN | PULL_UP | SLOW_SLEW, // 194 : ISP_UART0_TXD -> AP_ISP_TO_OSCAR_UART_TXD
|
||||
CFG_FUNC0 | SLOW_SLEW | INPUT_SCHMITT, // 195 : ISP_UART0_RXD -> OSCAR_TO_AP_ISP_UART_RXD
|
||||
CFG_OUT_0 | PULL_DOWN | DRIVE_X2 | SLOW_SLEW, // 196 : SENSOR1_RST -> AP_TO_FCAM_SHUTDOWN
|
||||
CFG_DISABLED | PULL_DOWN | DRIVE_X2 | SLOW_SLEW, // 197 : SENSOR1_CLK -> 45_AP_TO_FCAM_CLK_R
|
||||
CFG_OUT_0 | PULL_DOWN | SLOW_SLEW, // 198 : SENSOR1_XSHUTDOWN -> CAM_EXT_LDO_EN
|
||||
CFG_DISABLED | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 199 : SENSOR1_ISTRB -> NC
|
||||
|
||||
/* Port 25 */
|
||||
CFG_OUT_0 | PULL_DOWN | SLOW_SLEW, // 200 : UART7_TXD -> AP_TO_WLAN_DEVICE_WAKE
|
||||
CFG_DISABLED | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 201 : UART7_RXD -> NC
|
||||
CFG_FUNC0 | PULL_DOWN | SLOW_SLEW | INPUT_SCHMITT, // 202 : I2S0_MCK -> 45_AP_TO_CODEC_I2S0_MCLK_R
|
||||
CFG_FUNC0 | PULL_DOWN | SLOW_SLEW | INPUT_SCHMITT, // 203 : I2S2_MCK -> 45_AP_TO_SPKAMP_I2S2_MCLK_R
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
};
|
||||
|
||||
static const uint32_t pinconfig_dev_0[GPIO_GROUP_COUNT * GPIOPADPINS] = {
|
||||
|
||||
/* Port 0 */
|
||||
CFG_DISABLED | PULL_DOWN | SLOW_SLEW, // 0 : ULPI_DIR -> LCM_TO_AP_HIFA_BSYNC
|
||||
CFG_OUT_0 | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 1 : ULPI_STP -> AP_TO_LCM_RESET_L
|
||||
CFG_OUT_0 | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 2 : ULPI_NXT -> AP_TO_TOUCH_RESET_L
|
||||
CFG_IN | PULL_UP | SLOW_SLEW, // 3 : ULPI_DATA[7] -> TOUCH_TO_AP_INT_L
|
||||
CFG_DISABLED | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 4 : ULPI_DATA[6] -> NC
|
||||
CFG_DISABLED | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 5 : ULPI_DATA[5] -> NC
|
||||
CFG_DISABLED | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 6 : ULPI_DATA[4] -> NC
|
||||
CFG_IN | PULL_DOWN | SLOW_SLEW, // 7 : ULPI_CLK -> OSCAR_TO_PMU_HOST_WAKE
|
||||
|
||||
/* Port 1 */
|
||||
CFG_OUT_0 | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 8 : ULPI_DATA[3] -> AP_TO_LEDDRV_EN
|
||||
CFG_DISABLED | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 9 : ULPI_DATA[2] -> NC
|
||||
CFG_DISABLED | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 10 : ULPI_DATA[1] -> AP_BI_OSCAR_SWDIO_1V8
|
||||
CFG_DISABLED | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 11 : ULPI_DATA[0] -> AP_TO_OSCAR_SWDCLK_1V8
|
||||
CFG_FUNC0 | PULL_DOWN | SLOW_SLEW | INPUT_SCHMITT, // 12 : SPI1_SCLK -> AP_TO_CODEC_SPI_CLK
|
||||
CFG_FUNC0 | PULL_DOWN | SLOW_SLEW, // 13 : SPI1_MOSI -> AP_TO_CODEC_SPI_MOSI
|
||||
CFG_FUNC0 | PULL_DOWN | SLOW_SLEW | INPUT_SCHMITT, // 14 : SPI1_MISO -> CODEC_TO_AP_SPI_MISO
|
||||
CFG_FUNC0 | PULL_DOWN | SLOW_SLEW, // 15 : SPI1_SSIN -> AP_TO_CODEC_SPI_CS_L
|
||||
|
||||
/* Port 2 */
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
|
||||
/* Port 3 */
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
|
||||
/* Port 4 */
|
||||
CFG_IN | SLOW_SLEW, // 32 : GPIO[11] -> BUTTON_TO_AP_MENU_KEY_L
|
||||
CFG_IN | SLOW_SLEW, // 33 : GPIO[12] -> BUTTON_TO_AP_HOLD_KEY_L
|
||||
CFG_IN | PULL_UP | SLOW_SLEW, // 34 : I2S3_MCK -> ALS_TO_AP_INT_L
|
||||
CFG_FUNC0 | DRIVE_X4 | SLOW_SLEW | INPUT_SCHMITT, // 35 : I2S3_LRCK -> AP_TO_BB_I2S3_LRCLK
|
||||
CFG_FUNC0 | DRIVE_X4 | SLOW_SLEW | INPUT_SCHMITT, // 36 : I2S3_BCLK -> 45_AP_TO_BB_I2S3_BCLK
|
||||
CFG_FUNC0 | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 37 : I2S3_DOUT -> AP_TO_BB_I2S3_DOUT
|
||||
CFG_FUNC0 | PULL_DOWN | SLOW_SLEW | INPUT_SCHMITT, // 38 : I2S3_DIN -> BB_TO_AP_I2S3_DIN
|
||||
CFG_FUNC0 | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 39 : CLK32K_OUT -> 45_AP_TO_TOUCH_CLK32K_RESET_L
|
||||
|
||||
/* Port 5 */
|
||||
CFG_DISABLED | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 40 : PCIE_CLKREQ0_N -> NC
|
||||
CFG_FUNC0 | PULL_UP | INPUT_SCHMITT, // 41 : PCIE_CLKREQ1_N -> WLAN_TO_AP_PCIE1_CLKREQ_L
|
||||
CFG_DISABLED | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 42 : NAND_SYS_CLK -> NC
|
||||
CFG_IN | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 43 : GPIO[0] -> AP_TO_HEADSET_HS3_CTRL
|
||||
CFG_IN | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 44 : GPIO[1] -> AP_TO_HEADSET_HS4_CTRL
|
||||
CFG_IN | PULL_UP | SLOW_SLEW, // 45 : GPIO[2] -> BUTTON_TO_AP_VOL_UP_L
|
||||
CFG_IN | PULL_UP | SLOW_SLEW, // 46 : GPIO[3] -> BUTTON_TO_AP_VOL_DOWN_L
|
||||
CFG_IN | PULL_UP | SLOW_SLEW, // 47 : GPIO[4] -> SPKAMP_TO_AP_INT_L
|
||||
|
||||
/* Port 6 */
|
||||
CFG_OUT_0 | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 48 : GPIO[5] -> AP_TO_SPKAMP_BEE_GEES
|
||||
CFG_OUT_0 | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 49 : GPIO[6] -> AP_TO_SPKAMP_RESET_L
|
||||
CFG_OUT_0 | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 50 : GPIO[7] -> AP_TO_BT_WAKE
|
||||
CFG_DISABLED | SLOW_SLEW, // 51 : GPIO[14] -> BB_TO_AP_IPC_GPIO1
|
||||
CFG_DISABLED | PULL_UP | SLOW_SLEW, // 52 : GPIO[16] -> BOARD_ID3
|
||||
CFG_OUT_0 | PULL_DOWN | SLOW_SLEW, // 53 : GPIO[17] -> AP_TO_STOCKHOLM_SIM_SEL
|
||||
CFG_DISABLED | PULL_UP | SLOW_SLEW, // 54 : GPIO[18] -> BOOT_CONFIG0
|
||||
CFG_DISABLED | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 55 : GPIO[20] -> NC
|
||||
|
||||
/* Port 7 */
|
||||
CFG_DISABLED | PULL_DOWN | SLOW_SLEW, // 56 : GPIO[21] -> BB_TO_AP_DEVICE_RDY
|
||||
CFG_FUNC0 | DRIVE_X2 | SLOW_SLEW, // 57 : UART5_RTXD -> AP_TO_TIGRIS_SWI
|
||||
CFG_IN | PULL_UP | DRIVE_X4 | SLOW_SLEW, // 58 : UART8_TXD -> AP_TO_OSCAR_UART_TXD
|
||||
CFG_FUNC0 | SLOW_SLEW | INPUT_SCHMITT, // 59 : UART8_RXD -> OSCAR_TO_AP_UART_RXD
|
||||
CFG_DISABLED | PULL_UP | SLOW_SLEW, // 60 : SPI0_SCLK -> BOARD_ID0
|
||||
CFG_DISABLED | PULL_UP | SLOW_SLEW, // 61 : SPI0_MOSI -> BOARD_ID1
|
||||
CFG_DISABLED | PULL_UP | SLOW_SLEW, // 62 : SPI0_MISO -> BOARD_ID2
|
||||
CFG_DISABLED | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 63 : SPI0_SSIN -> NC
|
||||
|
||||
/* Port 8 */
|
||||
CFG_FUNC0 | DRIVE_X4 | SLOW_SLEW | INPUT_SCHMITT, // 64 : I2C2_SDA -> AP_BI_I2C2_SDA
|
||||
CFG_FUNC0 | DRIVE_X4 | SLOW_SLEW | INPUT_SCHMITT, // 65 : I2C2_SCL -> AP_TO_I2C2_SCL
|
||||
CFG_IN | SLOW_SLEW, // 66 : GPIO[22] -> BB_TO_AP_GPS_SYNC
|
||||
CFG_OUT_0 | SLOW_SLEW, // 67 : GPIO[23] -> AP_TO_BB_HOST_RDY
|
||||
CFG_DISABLED | PULL_UP | SLOW_SLEW, // 68 : GPIO[25] -> BOOT_CONFIG1
|
||||
CFG_DISABLED | PULL_UP | SLOW_SLEW, // 69 : GPIO[28] -> BOOT_CONFIG2
|
||||
CFG_DISABLED | PULL_UP | SLOW_SLEW, // 70 : GPIO[29] -> BOARD_ID4
|
||||
CFG_DISABLED | PULL_UP | SLOW_SLEW, // 71 : GPIO[34] -> BOARD_REV3
|
||||
|
||||
/* Port 9 */
|
||||
CFG_DISABLED | PULL_UP | SLOW_SLEW, // 72 : GPIO[35] -> BOARD_REV2
|
||||
CFG_DISABLED | PULL_UP | SLOW_SLEW, // 73 : GPIO[36] -> BOARD_REV1
|
||||
CFG_DISABLED | PULL_UP | SLOW_SLEW, // 74 : GPIO[37] -> BOARD_REV0
|
||||
CFG_DISABLED | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 75 : GPIO[39] -> NC
|
||||
CFG_OUT_0 | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 76 : GPIO[42] -> AP_TO_VIBE_EN
|
||||
CFG_IN | DRIVE_X4 | SLOW_SLEW, // 77 : GPIO[43] -> AP_TO_WLAN_PCIE1_RST_L
|
||||
CFG_DISABLED | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 78 : DISP_VSYNC -> NC
|
||||
CFG_FUNC0 | PULL_UP | DRIVE_X4 | SLOW_SLEW, // 79 : UART0_TXD -> AP_TO_TRISTAR_DEBUG_UART0_TXD
|
||||
|
||||
/* Port 10 */
|
||||
CFG_FUNC0 | PULL_UP | SLOW_SLEW | INPUT_SCHMITT, // 80 : UART0_RXD -> TRISTAR_TO_AP_DEBUG_UART0_RXD
|
||||
CFG_OUT_0 | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 81 : TMR32_PWM0 -> OSCAR_BI_AP_TIME_SYNC_HOST_INT
|
||||
CFG_IN | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 82 : TMR32_PWM1 -> AP_TO_VIBE_TRIG
|
||||
CFG_DISABLED | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 83 : TMR32_PWM2 -> NC
|
||||
CFG_FUNC0 | PULL_UP | DRIVE_X4 | SLOW_SLEW, // 84 : UART6_TXD -> AP_TO_TRISTAR_ACC_UART6_TXD
|
||||
CFG_FUNC0 | PULL_UP | SLOW_SLEW | INPUT_SCHMITT, // 85 : UART6_RXD -> TRISTAR_TO_AP_ACC_UART6_RXD
|
||||
CFG_DISABLED | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 86 : I2C3_SDA -> NC
|
||||
CFG_DISABLED | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 87 : I2C3_SCL -> NC
|
||||
|
||||
/* Port 11 */
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
|
||||
/* Port 12 */
|
||||
CFG_FUNC0 | DRIVE_X4 | SLOW_SLEW | INPUT_SCHMITT, // 96 : I2C0_SDA -> AP_BI_I2C0_SDA
|
||||
CFG_FUNC0 | DRIVE_X4 | SLOW_SLEW | INPUT_SCHMITT, // 97 : I2C0_SCL -> AP_TO_I2C0_SCL
|
||||
CFG_OUT_0 | SLOW_SLEW, // 98 : GPIO[38] -> AP_TO_BB_COREDUMP
|
||||
CFG_OUT_0 | SLOW_SLEW, // 99 : UART2_TXD -> AP_TO_BB_UART2_TXD
|
||||
CFG_FUNC0 | SLOW_SLEW | INPUT_SCHMITT, // 100 : UART2_RXD -> BB_TO_AP_UART2_RXD
|
||||
CFG_OUT_0 | SLOW_SLEW, // 101 : UART2_RTSN -> AP_TO_BB_UART2_RTS_L
|
||||
CFG_FUNC0 | SLOW_SLEW, // 102 : UART2_CTSN -> BB_TO_AP_UART2_CTS_L
|
||||
CFG_FUNC0 | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 103 : DWI_DO -> 45_AP_TO_PMU_AND_BL_DWI_DO
|
||||
|
||||
/* Port 13 */
|
||||
CFG_FUNC0 | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 104 : DWI_CLK -> 45_AP_TO_PMU_AND_BL_DWI_CLK
|
||||
CFG_FUNC0 | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 105 : WDOG -> AP_TO_PMU_RESET_IN
|
||||
CFG_IN | PULL_UP | SLOW_SLEW, // 106 : GPIO[13] -> PMU_TO_AP_IRQ_L
|
||||
CFG_OUT_0 | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 107 : GPIO[19] -> AP_TO_PMU_KEEPACT
|
||||
CFG_DISABLED | PULL_DOWN | SLOW_SLEW, // 108 : GPIO[26] -> FORCE_DFU
|
||||
CFG_DISABLED | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 109 : GPIO[27] -> NC
|
||||
CFG_FUNC0 | PULL_UP | SLOW_SLEW, // 110 : SOCHOT0 -> PMU_TO_AP_PRE_UVLO_L_R
|
||||
CFG_FUNC0 | DRIVE_X4 | SLOW_SLEW, // 111 : SOCHOT1 -> AP_TO_PMU_SOCHOT1_L_R
|
||||
|
||||
/* Port 14 */
|
||||
CFG_DISABLED, // 112 : UNSPECIFIED -> UNSPECIFIED
|
||||
CFG_DISABLED | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 113 : TST_CLKOUT -> AP_TO_PMU_TEST_CLKOUT
|
||||
CFG_IN | SLOW_SLEW, // 114 : GPIO[8] -> AP_TO_BB_RST_L
|
||||
CFG_DISABLED | DRIVE_X4 | SLOW_SLEW, // 115 : GPIO[9] -> AP_TO_WLAN_JTAG_SWCLK
|
||||
CFG_DISABLED | DRIVE_X4 | SLOW_SLEW, // 116 : GPIO[10] -> AP_TO_WLAN_JTAG_SWDIO
|
||||
CFG_OUT_0 | SLOW_SLEW, // 117 : GPIO[15] -> AP_TO_BB_WAKE_MODEM
|
||||
CFG_FUNC0 | PULL_UP | DRIVE_X4 | SLOW_SLEW, // 118 : UART4_TXD -> AP_TO_WLAN_UART4_TXD
|
||||
CFG_FUNC0 | SLOW_SLEW | INPUT_SCHMITT, // 119 : UART4_RXD -> WLAN_TO_AP_UART4_RXD
|
||||
|
||||
/* Port 15 */
|
||||
CFG_OUT_1 | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 120 : UART4_RTSN -> AP_TO_WLAN_UART4_RTS_L
|
||||
CFG_FUNC0 | SLOW_SLEW, // 121 : UART4_CTSN -> WLAN_TO_AP_UART4_CTS_L
|
||||
CFG_FUNC0 | DRIVE_X4 | SLOW_SLEW, // 122 : SPI3_MOSI -> AP_TO_MESA_SPI_MOSI
|
||||
CFG_FUNC0 | PULL_DOWN | DRIVE_X4 | SLOW_SLEW | INPUT_SCHMITT, // 123 : SPI3_MISO -> MESA_TO_AP_SPI_MISO
|
||||
CFG_FUNC0 | DRIVE_X2 | SLOW_SLEW | INPUT_SCHMITT, // 124 : SPI3_SCLK -> AP_TO_MESA_SPI_CLK_R
|
||||
CFG_IN | DRIVE_X2 | SLOW_SLEW, // 125 : SPI3_SSIN -> MESA_TO_AP_INT
|
||||
CFG_DISABLED | PULL_DOWN | SLOW_SLEW, // 126 : GPIO[24] -> BB_TO_AP_RESET_DET_L
|
||||
CFG_IN | PULL_UP | SLOW_SLEW, // 127 : GPIO[30] -> CODEC_TO_AP_INT_L
|
||||
|
||||
/* Port 16 */
|
||||
CFG_IN | DRIVE_X4 | SLOW_SLEW, // 128 : GPIO[31] -> AP_TO_RADIO_ON_L
|
||||
CFG_DISABLED | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 129 : GPIO[32] -> NC
|
||||
CFG_DISABLED | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 130 : GPIO[33] -> NC
|
||||
CFG_IN | SLOW_SLEW, // 131 : GPIO[40] -> BUTTON_TO_AP_RINGER_A
|
||||
CFG_DISABLED | SLOW_SLEW, // 132 : GPIO[41] -> BB_TO_AP_IPC_GPIO
|
||||
CFG_IN | SLOW_SLEW, // 133 : I2S4_MCK -> TRISTAR_TO_AP_INT
|
||||
CFG_FUNC0 | PULL_DOWN | DRIVE_X4 | SLOW_SLEW | INPUT_SCHMITT, // 134 : I2S4_LRCK -> AP_TO_CODEC_VSP_I2S4_LRCLK
|
||||
CFG_FUNC0 | PULL_DOWN | DRIVE_X4 | SLOW_SLEW | INPUT_SCHMITT, // 135 : I2S4_BCLK -> 45_AP_TO_CODEC_VSP_I2S4_BCLK
|
||||
|
||||
/* Port 17 */
|
||||
CFG_FUNC0 | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 136 : I2S4_DOUT -> AP_TO_CODEC_VSP_I2S4_DOUT
|
||||
CFG_FUNC0 | PULL_DOWN | SLOW_SLEW | INPUT_SCHMITT, // 137 : I2S4_DIN -> CODEC_TO_AP_VSP_I2S4_DIN
|
||||
CFG_FUNC0 | DRIVE_X4 | SLOW_SLEW | INPUT_SCHMITT, // 138 : I2C1_SDA -> AP_BI_I2C1_SDA
|
||||
CFG_FUNC0 | DRIVE_X4 | SLOW_SLEW | INPUT_SCHMITT, // 139 : I2C1_SCL -> AP_TO_I2C1_SCL
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
|
||||
/* Port 18 */
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
|
||||
/* Port 19 */
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
|
||||
/* Port 20 */
|
||||
CFG_FUNC0 | PULL_DOWN | DRIVE_X4 | SLOW_SLEW | INPUT_SCHMITT, // 160 : I2S0_LRCK -> AP_TO_CODEC_ASP_I2S0_LRCLK
|
||||
CFG_FUNC0 | PULL_DOWN | DRIVE_X4 | SLOW_SLEW | INPUT_SCHMITT, // 161 : I2S0_BCLK -> 45_AP_TO_CODEC_ASP_I2S0_BCLK
|
||||
CFG_FUNC0 | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 162 : I2S0_DOUT -> AP_TO_CODEC_ASP_I2S0_DOUT
|
||||
CFG_FUNC0 | PULL_DOWN | SLOW_SLEW | INPUT_SCHMITT, // 163 : I2S0_DIN -> CODEC_TO_AP_ASP_I2S0_DIN
|
||||
CFG_DISABLED | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 164 : I2S1_MCK -> NC
|
||||
CFG_FUNC0 | PULL_DOWN | DRIVE_X4 | SLOW_SLEW | INPUT_SCHMITT, // 165 : I2S1_LRCK -> AP_TO_BT_I2S1_LRCLK
|
||||
CFG_FUNC0 | PULL_DOWN | DRIVE_X4 | SLOW_SLEW | INPUT_SCHMITT, // 166 : I2S1_BCLK -> 45_AP_TO_BT_I2S1_BCLK
|
||||
CFG_FUNC0 | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 167 : I2S1_DOUT -> AP_TO_BT_I2S1_DOUT
|
||||
|
||||
/* Port 21 */
|
||||
CFG_FUNC0 | PULL_DOWN | SLOW_SLEW | INPUT_SCHMITT, // 168 : I2S1_DIN -> BT_TO_AP_I2S1_DIN
|
||||
CFG_FUNC0 | PULL_DOWN | DRIVE_X4 | SLOW_SLEW | INPUT_SCHMITT, // 169 : I2S2_LRCK -> AP_TO_CODEC_XSP_I2S2_LRCLK
|
||||
CFG_FUNC0 | PULL_DOWN | DRIVE_X4 | SLOW_SLEW | INPUT_SCHMITT, // 170 : I2S2_BCLK -> 45_AP_TO_CODEC_XSP_I2S2_BCLK
|
||||
CFG_FUNC0 | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 171 : I2S2_DOUT -> AP_TO_CODEC_XSP_I2S2_DOUT
|
||||
CFG_FUNC0 | PULL_DOWN | SLOW_SLEW | INPUT_SCHMITT, // 172 : I2S2_DIN -> CODEC_TO_AP_XSP_I2S2_DIN
|
||||
CFG_FUNC0 | PULL_UP | DRIVE_X4 | SLOW_SLEW, // 173 : UART1_TXD -> AP_TO_BT_UART1_TXD
|
||||
CFG_FUNC0 | PULL_UP | SLOW_SLEW | INPUT_SCHMITT, // 174 : UART1_RXD -> BT_TO_AP_UART1_RXD
|
||||
CFG_OUT_1 | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 175 : UART1_RTSN -> AP_TO_BT_UART1_RTS_L
|
||||
|
||||
/* Port 22 */
|
||||
CFG_FUNC0 | PULL_UP | SLOW_SLEW, // 176 : UART1_CTSN -> BT_TO_AP_UART1_CTS_L
|
||||
CFG_IN | PULL_UP | DRIVE_X4 | SLOW_SLEW, // 177 : EDP_HPD -> AP_TO_STOCKHOLM_EN
|
||||
CFG_IN | PULL_UP | DRIVE_X4 | SLOW_SLEW, // 178 : UART3_TXD -> AP_TO_STOCKHOLM_UART3_TXD
|
||||
CFG_FUNC0 | SLOW_SLEW | INPUT_SCHMITT, // 179 : UART3_RXD -> STOCKHOLM_TO_AP_UART3_RXD
|
||||
CFG_IN | PULL_UP | DRIVE_X4 | SLOW_SLEW, // 180 : UART3_RTSN -> AP_TO_STOCKHOLM_UART3_RTS_L
|
||||
CFG_FUNC0 | SLOW_SLEW, // 181 : UART3_CTSN -> STOCKHOLM_TO_AP_UART3_CTS_L
|
||||
CFG_FUNC0 | PULL_DOWN | DRIVE_X4 | SLOW_SLEW | INPUT_SCHMITT, // 182 : SPI2_SCLK -> AP_TO_TOUCH_SPI_CLK
|
||||
CFG_FUNC0 | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 183 : SPI2_MOSI -> AP_TO_TOUCH_SPI_MOSI
|
||||
|
||||
/* Port 23 */
|
||||
CFG_FUNC0 | PULL_DOWN | SLOW_SLEW | INPUT_SCHMITT, // 184 : SPI2_MISO -> TOUCH_TO_AP_SPI_MISO
|
||||
CFG_FUNC0 | PULL_UP | DRIVE_X4 | SLOW_SLEW, // 185 : SPI2_SSIN -> AP_TO_TOUCH_SPI_CS_L
|
||||
CFG_FUNC0 | DRIVE_X2 | SLOW_SLEW | INPUT_SCHMITT, // 186 : ISP0_SDA -> AP_BI_RCAM_I2C_SDA
|
||||
CFG_FUNC0 | DRIVE_X2 | SLOW_SLEW | INPUT_SCHMITT, // 187 : ISP0_SCL -> AP_TO_RCAM_I2C_SCL
|
||||
CFG_FUNC0 | DRIVE_X2 | SLOW_SLEW | INPUT_SCHMITT, // 188 : ISP1_SDA -> AP_BI_FCAM_I2C_SDA
|
||||
CFG_FUNC0 | DRIVE_X2 | SLOW_SLEW | INPUT_SCHMITT, // 189 : ISP1_SCL -> AP_TO_FCAM_I2C_SCL
|
||||
CFG_OUT_0 | PULL_DOWN | DRIVE_X2 | SLOW_SLEW, // 190 : SENSOR0_RST -> AP_TO_RCAM_SHUTDOWN
|
||||
CFG_DISABLED | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 191 : SENSOR0_CLK -> 45_AP_TO_RCAM_CLK_R
|
||||
|
||||
/* Port 24 */
|
||||
CFG_IN | PULL_DOWN | SLOW_SLEW, // 192 : SENSOR0_XSHUTDOWN -> AP_TO_STOCKHOLM_DWLD_REQ
|
||||
CFG_DISABLED | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 193 : SENSOR0_ISTRB -> NC
|
||||
CFG_IN | PULL_UP | DRIVE_X4 | SLOW_SLEW, // 194 : ISP_UART0_TXD -> AP_ISP_TO_OSCAR_UART_TXD
|
||||
CFG_FUNC0 | SLOW_SLEW | INPUT_SCHMITT, // 195 : ISP_UART0_RXD -> OSCAR_TO_AP_ISP_UART_RXD
|
||||
CFG_OUT_0 | PULL_DOWN | DRIVE_X2 | SLOW_SLEW, // 196 : SENSOR1_RST -> AP_TO_FCAM_SHUTDOWN
|
||||
CFG_DISABLED | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 197 : SENSOR1_CLK -> 45_AP_TO_FCAM_CLK_R
|
||||
CFG_OUT_0 | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 198 : SENSOR1_XSHUTDOWN -> CAM_EXT_LDO_EN
|
||||
CFG_DISABLED | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 199 : SENSOR1_ISTRB -> NC
|
||||
|
||||
/* Port 25 */
|
||||
CFG_OUT_0 | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 200 : UART7_TXD -> AP_TO_WLAN_DEVICE_WAKE
|
||||
CFG_DISABLED | PULL_DOWN | DRIVE_X4 | SLOW_SLEW, // 201 : UART7_RXD -> NC
|
||||
CFG_FUNC0 | PULL_DOWN | DRIVE_X4 | SLOW_SLEW | INPUT_SCHMITT, // 202 : I2S0_MCK -> 45_AP_TO_CODEC_I2S0_MCLK_R
|
||||
CFG_FUNC0 | PULL_DOWN | DRIVE_X4 | SLOW_SLEW | INPUT_SCHMITT, // 203 : I2S2_MCK -> 45_AP_TO_SPKAMP_I2S2_MCLK_R
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
CFG_DISABLED,
|
||||
};
|
||||
|
||||
struct pinconfig_map {
|
||||
uint32_t board_id;
|
||||
uint32_t board_id_mask;
|
||||
const uint32_t *pinconfigs[GPIOC_COUNT];
|
||||
};
|
||||
|
||||
static const struct pinconfig_map cfg_map[] = {
|
||||
{ 0, 1, { pinconfig_ap_0 } },
|
||||
{ 1, 1, { pinconfig_dev_0 } },
|
||||
};
|
||||
|
||||
const uint32_t * target_get_default_gpio_cfg(int gpioc)
|
||||
{
|
||||
static const struct pinconfig_map *selected_map = NULL;
|
||||
|
||||
if (selected_map == NULL) {
|
||||
uint32_t board_id = platform_get_board_id();
|
||||
for (unsigned i = 0; i < sizeof(cfg_map)/sizeof(cfg_map[0]); i++) {
|
||||
if ((board_id & cfg_map[i].board_id_mask) == cfg_map[i].board_id) {
|
||||
selected_map = &cfg_map[i];
|
||||
break;
|
||||
}
|
||||
}
|
||||
|
||||
if (selected_map == NULL)
|
||||
panic("no default pinconfig for board id %u", board_id);
|
||||
}
|
||||
|
||||
ASSERT(gpioc < GPIOC_COUNT);
|
||||
return selected_map->pinconfigs[gpioc];
|
||||
}
|
||||
@@ -0,0 +1,57 @@
|
||||
# Copyright (C) 2013-2014 Apple Inc. All rights reserved.
|
||||
#
|
||||
# This document is the property of Apple Inc.
|
||||
# It is considered confidential and proprietary.
|
||||
#
|
||||
# This document may not be reproduced or transmitted in any form,
|
||||
# in whole or in part, without the express written permission of
|
||||
# Apple Inc.
|
||||
#
|
||||
LOCAL_DIR := $(GET_LOCAL_DIR)
|
||||
TARGET_DIR := $(LOCAL_DIR)
|
||||
|
||||
OPTIONS += \
|
||||
DIALOG_D2186=1 \
|
||||
TARGET_CHESTNUT_USE_LOW_RIPPLE_MODE=1 \
|
||||
TARGET_BOOT_CPU_VOLTAGE=CHIPID_CPU_VOLTAGE_V2 \
|
||||
TARGET_BOOT_RAM_VOLTAGE=0 \
|
||||
TARGET_BOOT_SOC_VOLTAGE=CHIPID_SOC_VOLTAGE_VMIN \
|
||||
TARGET_VID0_CLK_CFG=0x86100000 \
|
||||
TARGET_PHY_STOP_WAIT_TIME=0x28 \
|
||||
DISPLAY_IPHONE_TUNABLES=1 \
|
||||
AMC_NUM_CHANNELS=2 \
|
||||
AMC_NUM_RANKS=1 \
|
||||
TARGET_DWI_FREQUENCY=24000000 \
|
||||
TARGET_DWI_TRANSFER_GAP_US=2.5 \
|
||||
BUCK_CPU=0 \
|
||||
BUCK_SOC=2 \
|
||||
BUCK_GPU=1 \
|
||||
MULTITOUCH_DTPATH=\"arm-io/spi2/multi-touch\" \
|
||||
WIFI_DTPATH=\"arm-io/uart4/wlan\" \
|
||||
BT_DTPATH=\"arm-io/uart1/bluetooth\"
|
||||
|
||||
ifeq ($(SUB_TARGET),n56)
|
||||
OPTIONS += \
|
||||
WITH_HW_MIPI=1 \
|
||||
WITH_HW_AGC_MIPI=1 \
|
||||
TARGET_HS_2_LP_DATA_TIME=41 \
|
||||
TARGET_LP_2_HS_DATA_TIME=125 \
|
||||
TARGET_HS_2_LP_CLOCK_TIME=57 \
|
||||
TARGET_LP_2_HS_CLOCK_TIME=153
|
||||
else ifeq ($(SUB_TARGET),n61)
|
||||
OPTIONS += \
|
||||
WITH_HW_MIPI=1 \
|
||||
WITH_HW_AGC_MIPI=1 \
|
||||
TARGET_HS_2_LP_DATA_TIME=31 \
|
||||
TARGET_LP_2_HS_DATA_TIME=93 \
|
||||
TARGET_HS_2_LP_CLOCK_TIME=44 \
|
||||
TARGET_LP_2_HS_CLOCK_TIME=113
|
||||
else
|
||||
$(error Unsupported subtarget: $(SUB_TARGET))
|
||||
endif
|
||||
|
||||
GLOBAL_INCLUDES += $(LOCAL_DIR)/include
|
||||
|
||||
ALL_OBJS += $(LOCAL_DIR)/init.o
|
||||
|
||||
ALL_OBJS += $(LOCAL_DIR)/pinconfig.o
|
||||
Reference in new issue
Block a user