first and last commit

This commit is contained in:
Chris Nutter committed 2023-07-08 13:03:17 -07:00
commit 1bf4efd552
2612 files changed
+636500

No files matched your search

+20
View File
@@ -0,0 +1,20 @@
/*
* Copyright (C) 2012-2014 Apple Inc. All rights reserved.
*
* This document is the property of Apple Inc.
* It is considered confidential and proprietary.
*
* This document may not be reproduced or transmitted in any form,
* in whole or in part, without the express written permission of
* Apple Inc.
*/
#ifndef __TARGET_GPIODEF_H
#define __TARGET_GPIODEF_H
/* Typhonic specific gpio -> pin mappings */
#include <platform/gpio.h>
/* define target-specific gpios in a generic fashion here. */
#endif /* ! __TARGET_GPIODEF_H */
@@ -0,0 +1,153 @@
// Copyright (C) 2008-2010 Apple, Inc. All rights reserved.
//
// This document is the property of Apple, Inc.
// It is considered confidential and proprietary.
//
// This document may not be reproduced or transmitted in any form,
// in whole or in part, without the express written permission of
// Apple, Inc.
//
// NOTE: This is a generated file and should not be hand-edited!
//
// =============================================================================
// Nand Geometry Table
static NandGeometry _nandGeometryTable[] =
{
{
/* chipId */ { 0x98, 0xE7, 0x94, 0x32 },
/* blocksPerCS */ 4100,
/* pagesPerBlock */ 128,
/* dataBytesPerPage */ 8192,
/* spareBytesPerPage */ 448,
/* eccPer512Bytes */ 16,
/* initialBBType */ INIT_BBT_TOSHIBA_MLC,
/* diesPerCS */ 1
}
};
// =============================================================================
// Nand Timing Table
static NandTiming _nandTimingTable[] =
{
{
/* configId */
{
/* connectedBusCnt */ 2,
/* packageCnt */ 1,
/* packageIds[] */
{
{
/* chipId */ { 0x98, 0xE7, 0x94, 0x32 },
/* ceCnt */ 2
}
}
},
/* writeCycleNanosecs */ 25,
/* writeSetupNanosecs */ 12,
/* writeHoldNanosecs */ 10,
/* readCycleNanosecs */ 25,
/* readSetupNanosecs */ 12,
/* readHoldNanosecs */ 10,
/* readDelayNanosecs */ 20,
/* readValidNanosecs */ 25
}
};
#if (defined (AND_ENABLE_NAND_DESCRIPTION_TEXT) || AND_ENABLE_NAND_DESCRIPTION_TEXT)
// =============================================================================
// NandChipId Description
const NandChipIdDescription _nandChipIdDescriptionTable[] =
{
{
/* chipId */ { 0x98, 0xE7, 0x94, 0x32 },
/* die */ "32nm",
/* vendor_name */ "Toshiba"
}
};
// =============================================================================
// Nand Description Table
static const NandDescription _nandDescriptionTable[] =
{
{
/* packageId */
{
/* chipId */ { 0x98, 0xE7, 0x94, 0x32 },
/* ceCnt */ 2
},
/* appleName */ "335S0700",
/* vendor_part_num */ "TH58NVG6D2FLA49",
/* package_type */ "DDP",
/* package_size */ "1.00mm LGA"
}
};
const UInt32 _nandDescriptionTableSize = sizeof(_nandDescriptionTable) / sizeof(NandDescription);
#endif // (defined(AND_ENABLE_NAND_DESCRIPTION_TEXT) || AND_ENABLE_NAND_DESCRIPTION_TEXT)
// =============================================================================
// Nand Board Support Table
static NandBoardSupport _nandBoardSupportTable[] =
{
{
/* configId */
{
/* connectedBusCnt */ 2,
/* packageCnt */ 1,
/* packageIds[] */
{
{
/* deviceId */ { 0x98, 0xE7, 0x94, 0x32 },
/* ceCnt */ 2
}
}
},
/* vsType */ FIL_VS_TOSHIBA_2P_EXT
}
};
// =============================================================================
// Nand Board Timing Table
static NandBoardInfo _nandBoardInfo =
{
/* controlDstr */ NAND_DRIVE_STRENGTH_DEFAULT,
/* dataDstr */ NAND_DRIVE_STRENGTH_DEFAULT,
/* chipEnableDstr */ NAND_DRIVE_STRENGTH_DEFAULT,
/* socToNandRiseNanosecs */ 10,
/* socToNandFallNanosecs */ 10,
/* nandToSocRiseNanosecs */ 10,
/* nandToSocFallNanosecs */ 10,
/* landing map */
{
0x00000303
},
/* useToggleMode */ 0,
/* useDiffDQSMode */ 0,
/* useDiffREMode */ 0,
/* useVref */ 0
};
static NandFormat _nandFormatPpn =
{
/* metaPerLogicalPage */ 16,
/* validMetaPerLogicalPage */ 16,
/* logicalPageSize */ 0
};
static NandFormat _nandFormatRaw =
{
/* metaPerLogicalPage */ 12,
/* validMetaPerLogicalPage */ 10,
/* logicalPageSize */ 0
};
@@ -0,0 +1,23 @@
/*
* Copyright (C) 2013-2014 Apple Inc. All rights reserved.
*
* This document is the property of Apple Computer, Inc.
* It is considered confidential and proprietary.
*
* This document may not be reproduced or transmitted in any form,
* in whole or in part, without the express written permission of
* Apple Inc.
*/
#ifndef __TARGET_POWERCONFIG_H
#define __TARGET_POWERCONFIG_H
// Minimal definitions to make lib/power.c happy
#define TARGET_POWER_NO_BATTERY (1)
#define PRECHARGE_BACKLIGHT_LEVEL (824)
#define ALWAYS_BOOT_BATTERY_VOLTAGE (5000)
// This fake SoC block takes the place of the external PMU in Fastsim
#define SWIFTER_PMU_BASE (0x20F050000)
#endif
@@ -0,0 +1,17 @@
/*
* Copyright (C) 2011-2014 Apple Inc. All rights reserved.
*
* This document is the property of Apple Inc.
* It is considered confidential and proprietary.
*
* This document may not be reproduced or transmitted in any form,
* in whole or in part, without the express written permission of
* Apple Inc.
*/
#ifndef __TARGET_UARTCONFIG_H
#define __TARGET_UARTCONFIG_H
/* define two debug serial ports */
#define DEBUG_SERIAL_PORT (0)
#endif